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ABSTRACT Despite the emerging multi-phase and multi-level converters, two-level insulated gate bipolar 
transistor-based power converters are still widely used in industrial applications in nowadays. Thus, its 
reliability is of significant importance for ensuring industrial safety. In this paper, a review of the possibilities 
to ensure the reliable operation of these power converters is presented. The possible approaches are 
categorized into two groups: condition monitoring and fault-tolerant control. The former approach performs 
the monitoring methods of power converters, which enables the identification of device degradation to be 
realized. Accordingly, the mechanisms, indicators, and measuring methods of degradation are demonstrated 
in this paper to assist the design of condition-based maintenance. In contrast, the latter approach is a post-
fault one, where power converters remain the operation by activating the fault-tolerant units after faults are 
identified. For this approach, fault detection, fault isolation, and tolerant strategies are essential. Finally, the 
performance and cost-effectiveness of the two categories are discussed in this paper. 
INDEX TERMS two-level power converter; reliability; condition monitoring; fault tolerance; renewable 
energy application; insulated gate bipolar transistor 
I. INTRODUCTION 
Insulated gate bipolar transistors (IGBTs)-based two-level 
converters are still widely adopted in today’s industrial 
applications, e.g., wind turbine power systems [1, 2], 
photovoltaic (PV) systems [3, 4] and electrified vehicles [5-
9]. In those applications, the power converters may face 
 
Fig. 1.  Failures of electrified railway traction drive systems from 2009 to 2013 [10]. 
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harsh conditions, which as a consequence, challenges the 
reliability, being the main lifetime-limiting component. For 
instance, according to the study in [10], power converters 
account for 34% of all the failures in electrified railway 
traction systems, as shown in Fig. 1. A similar conclusion has 
been revealed in [11] (see Fig. 2) that PV inverters contribute 
37% of overall unscheduled maintenance events. The power 
converter failures lead to 59% of the total unplanned 
maintenance expenditure. Furthermore, based on an 
industry-based survey in [12], the most fragile components 
in power converters are semiconductor power devices, 
contributing to around 31% of all the converter failures. 
There are two types of failures in IGBT power devices: 1) 
wear-out failures and 2) catastrophic failures [13]. The first 
category of failure is package-related, where the failure is a 
consequence of accumulated damage due to the temperature, 
vibration, and humidity stresses on the devices [12]. Among 
those stressors, the temperature, more specific, the junction 
temperature is considered the most critical failure-inducer in 
IGBT power devices, especially for the wear-out failure [14, 
15]. This can be further demonstrated using the cross-section 
view of an IGBT device, as shown in Fig. 3, where the wear-
out failure images and the coefficient of thermal expansion 
(CTE) of the materials of a wire-bonded IGBT can be 
observed [15-20]. Due to the CTE mismatch between the 
adjacent layers, bond wires, solder joints, and metallization 
layers, thermo-mechanical stresses in the case of temperature 
swings can accelerate the degradation (i.e., wear-out), leading 
to various wear-out failures like the bond wire lift-off, bond 
wire cracking, and metallization reconstruction. On the 
contrary, the IGBT catastrophic failures are not accumulated 
failures but triggered by a single overheat, overvoltage or 
overcurrent event. They are categorized as open-circuit faults 
and short-circuit faults. Open-circuit faults may be caused by 
the failure of gate drivers or bond wires, while short-circuit 
faults may occur due to unclamped inductive switching, high-
temperature latch-up, second breakdown, or energy shocks 
[13]. Therefore, ensuring reliable operation of power 
electronic converters is of importance to avoid unexpected 
downtime of the entire systems, and hence to lower the 
maintenance efforts.  
Many attempts should be made to address the two failures. 
In the literature, there are two ways to cope with the above 
IGBT failures, and by doing so, the reliability of the entire 
power converters can be improved. The first approach is based 
on reliability assessment schemes, which provides 
information about the health status of the power devices. By 
evaluating the degradation level, the condition-based 
maintenance can be performed before the catastrophic failures 
take place, which could reduce the maintenance costs and 
  
         (a)                                                                     (b)                    
Fig. 2.  Five-year experience of failures in a commercial PV power plant in Arizona from 2001 to 2006 (DAS: Data Acquisition System, ACD: ac 
disconnects, ModJct: Module Junction Box, PV –PV arrays): (a) unscheduled maintenance events and (b) associated maintenance costs [11]. 
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Fig. 3.  Cross-section view of a wire-bonded IGBT, where the possible wire-out failures are shown [15-17]. 
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potential loss. In contrast, the other approach attempts to 
improve reliability by increasing the system operation 
redundancy for the two-level converters. That is to say, it is a 
post-fault approach. When faults are identified, the power 
electronic converters can still operate by activating the 
redundant unit (e.g., reconfiguring the power converter 
system). Clearly, the fault-tolerant strategies inevitably require 
more power semiconductor devices as well as more 
sophisticated control schemes (i.e., fault identification, 
isolation, and reconfiguration). Consequently, costs are rising. 
Nevertheless, it is highly application-dependent to select a 
cost-effective approach to guarantee the reliable operation of 
power electronic converters. 
In light of the above, this paper reviews the possibilities to 
enhance power converter reliability. The performance and cost 
of the methods are benchmarked considering different 
application conditions, where the selection criteria are also 
presented. The rest of this paper is organized as follows. An 
overview of the monitoring methods is given in Section II, 
including degradation mechanisms and indicator extraction 
methods. In Section III, fault detection, isolation, and tolerant 
strategies are discussed. A comparison of these approaches 
under different working conditions is presented in Section IV. 
Finally, concluding remarks and discussions are provided in 
Section V. 
II.  MONITORING OF DEGRADATIONS 
In order to achieve the highly-reliable operation of power 
converters, an alternative is to evaluate the health state and 
then perform pre-fault schemes before the converter system 
fail. This strategy requires an understanding of how the 
converter will degrade and how degradation can be identified, 
which are demonstrated in part A and B, respectively.  
A. WEAR-OUT MONITORING 
IGBT power devices age over time, and in this case, some 
parameters will drift away from the initial values accordingly. 
Thus, the parametric changes can be the indicators of wear-out 
failures. If the monitored parameters exceed the thresholds, an 
early warning replacing the aged device will be provided. 
Depending on failure mechanisms, different monitoring 
techniques should be applied. Thus, the following firstly 
reviews the failure mechanisms, which is followed by the 
corresponding indicators. 
1) BOND WIRE FATIGUE MECHANISM 
Power chips are wire-bonded during packaging. The wire 
bonds suffer from severe temperature swings due to switching. 
As shown in Fig. 3, there is a significant CTE mismatch 
between the bond wires (aluminum-based) and chips (silicon-
based), and thus the shear stress is introduced to the interface. 
This further imposes repeated flexures on the aluminium wires, 
i.e., fatigue [21]. The bond wire fatigue, leading to the bond 
wire lift-off and/or bond wire cracking, is one of the dominant 
failures in IGBT modules. The bond wire lift-off initiates from 
the fracture at the tail of the bond, and it propagates to the 
center. Eventually, the bond-wire is lift off and loses the 
electrical contact with the IGBT chip because of the spring 
effect of the aluminium wire loop [20]. For the bond wire 
cracking, according to [22], the heel of the bond wire suffers 
from larger stresses than other parts, and it becomes the most 
critical part in terms of cracking. 
Nonetheless, the above two failures will contribute to an 
increase in the total resistance of the bond wires. Accordingly, 
the on-state collector-emitter voltage Vce,on will increase [15, 
18, 23-28]. Hence, the voltage Vce,on can be an observable 
variable for bond-wire fatigue. For instance, an increase of 5 % 
[15, 18], 15% [25] and 20% [29] in the voltage Vce,on from the 
initial value are considered as the thresholds. In [30], the 
threshold was set as 1500/IRated with IRated being the rated 
current of the power device. Although the increase of the 
resistance leads to the on-state voltage increase, the change is 
sensitive and affected by various factors. First, the voltage 
Vce,on is a temperature-sensitive electrical parameter (TSEP) 
[31], and it changes with the junction temperature (Tj) during 
operation. For example, in [25],  a sudden drop followed by a 
sudden increase in the voltage Vce,on was reported. It is because 
the solder fatigue occurs, the on-state voltage Vce,on decreases 
dramatically, when the IGBT operates in the negative thermal 
coefficient area. Then, if the bond wire fatigue happens, the 
on-state voltage Vce,on will increase. In order to eliminate the 
thermal effect, compensations should be applied. In [26, 32], 
the relationship between the on-state voltage Vce,on and the 
junction temperature Tj is determined through power cycling 
tests. Subsequently, the thermal effect can be compensated by 
subtracting the temperature-induced voltage changes. 
Additionally, variations of Vce,on are relatively small, 
compared to the original voltage, which requires high-
resolution measurements of the voltage Vce,on. This may 
increase the cost of the hardware system. Meanwhile, small 
variations may be hidden due to the load current or 
temperature changes under harsh operating conditions [33]. 
The bond wire crack and lift-off will affect the parasitic 
parameters. In return, the changes of the parasitic parameters 
will inevitably affect the IGBT gate characteristics [34]. 
Therefore, the change of gate characteristics can be another 
indicator of the bond wire fatigue [16, 35-37]. More 
specifically, the bond wire lift-off will decrease the gate-
emitter capacitance and increase the parasitic inductance. 
Hence, the voltage drop induced between the power emitter 
and auxiliary emitter VEE’ increases and the Miller-plateau 
duration tgp declines [38, 39]. Meanwhile, the gate-emitter 
voltage Vge and the collector-emitter voltage Vce will rise faster 
during turn-on and turn-off, respectively, compared to the case 
without bond-wire fatigue [35]. In addition, the metallization 
reconstruction and solder fatigue take place simultaneously 
with the bond wire degradation. Fortunately, the change of 
gate characteristics caused by the bond wire fatigue is not 
significant [37]. However, the results are entirely different in 
[16] in terms of the gate-emitter voltage Vge. There are no 
significant changes in the voltage Vge until all the bond wires 
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are lifted off, which is in contrast with the results in [35]. 
Consequently, more attempts should be made to explore how 
different degradations contribute to the changes in the gate 
(switching) characteristics, and how the characteristics 
correlate to early wear-out failures. 
2) SOLDER FATIGUE MECHANISM 
The solder fatigue is another dominant wear-out failure in 
IGBT modules. It is typically induced by the temperature wing 
and CTE mismatch. There are two solder layers in one IGBT 
device, as shown in Fig. 3: one between the chip and the 
substrate and one between the substrate and the baseplate. Due 
to the thermo-mechanical stress, delamination incidents, 
cracks and voids can occur in solder joints. Typically, cracks 
start from the edge of the joints, decrease the thermal 
dissipation path and increase the thermal resistance (Rth), 
which eventually leads to a higher junction temperature Tj. In 
the positive temperature coefficient area, the increased 
junction temperature results in more power losses and a further 
higher junction temperature. Hence, the positive feedback 
accelerates the failure of the IGBT device. To prevent this, the 
junction-to-case thermal resistance Rthjc (or junction-to-case 
thermal impedance) [40-42], and the junction temperature Tj 
[43, 44], are commonly used as indicators to monitor the 
solder fatigue in IGBT. Furthermore, considering the non-
uniform distribution of the thermal resistance Rth on the case, 
due to the solder fatigue, the ratio of the junction-to-case-
center resistance to the junction-to-case-edge thermal 
resistance can also be utilized as an indicator [45]. Besides, the 
chip solder degradation leads to the rise of the gate-collector 
capacitance and trans-conductance, decrease of the gate-
emitter, which eventually cause the decline of voltage change 
rate dvce/dt and increase of current change rate dIc/dt during 
turn-on [46, 47]. Additionally, because the junction 
temperature Tj influences the turn-off transient, low-order 
harmonics will be affected, when the solder fatigue occurs. 
Therefore, the 5th-order harmonic can also be used to monitor 
the solder fatigue incident [48]. 
3) METALLIZATION RECONSTRUCTION MECHANISM 
The aluminium metallization layer is deposited on the chip, 
providing electrical connection between the power dies and 
the emitter. Meanwhile, it maintains off-state parasitic 
components, which are inherent to the structures of power 
components [49]. The CTE mismatch between the chip (Si) 
and the aluminium layer (Al) is the reason for the metallization 
reconstruction, as shown in Fig. 3. Subsequently, the huge 
thermo-mechanical stress may exceed the elastic limit of the 
thin aluminium film, which may cause plastic deformation at 
the grain boundaries, leading to the extrusion of aluminium 
grains or cavitation effects at the grain boundaries [50]. In this 
case, the active cross-section of the metallization is reduced 
and the sheet resistance Rsheet increases linearly [50-55]. Thus, 
the collector-emitter voltage Vce,on will have a linear increase, 
which can indicate the metallization reconstruction [45, 56]. 
4) GATE OXIDE DEGRADATION MECHANISM 
The gate oxide degrades along with the above degradations. It 
is because the high temperature (e.g., a high electric filed) 
causes time-dependent dielectric breakdown or a high current 
causes hot electrons [57]. Due to the accumulated charges in 
the gate oxide, the capacitance-voltage characteristics will 
shift along with the gate voltage, and the threshold voltage (Vth) 
will increase, consequently [24]. In addition, the electron 
injection may degrade the quality of the oxide, and lead to an 
increase in the gate leakage current (Iges) [37, 57]. Further, the 
accumulated charges and the gate oxide degradation increase 
TABLE I 
MECHANISMS AND INDICATORS FOR DIFFERENT DEGRADATIONS IN IGBT MODULES. 
Degradations Mechanisms Indicators 
Bond wire fatigue 
Combination of CTE mismatch and 
temperature swing 
Vce,on [15, 18, 23-28] 
Vce during turn-on [16, 35-37] 
VEE’ [38] 
tgp [39] 
Solder fatigue 
Combination of CTE mismatch and 
temperature swing 
Rthjc [40-42] 
Tj [43, 44] 
5th harmonic [48] 
dvce/dt [46] 
dIc/dt [47] 
Metallization 
reconstruction 
Combination of CTE mismatch and 
temperature swing 
Sheet resistance [50-55] 
Vce,on [45, 56] 
Gate oxide 
degradation 
High temperature (high electric filed 
sometimes) 
C-V plot [24] 
Vth [24] 
Iges [37,57] 
tgp [39, 58] 
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the gate oxide capacitance and the Miller capacitance, which 
extends the tgp [39, 58]. 
The major degradations in IGBT modules are discussed in 
the above and summarized in TABLE I. The mechanisms of 
those degradations are also shown, where the observable 
variables to indicate the corresponding degradation have also 
been presented. The prior-art methods using those indicators 
to identify degradations can be found in the literature, which 
are also given in TABLE I. The main problem of using the 
indicators to monitor the health state of the IGBT is that the 
indicators are influenced by more than one failure mechanisms. 
For example, tgp is affected by both the bond wire lift-off and 
the gate oxide degradation, while their effects to tgp are 
opposite. Furthermore, most of the indicators are temperature 
dependent, i.e., they cannot be able to reflect a correct health 
state unless they are measured at the same temperature. Thus, 
new indicators that dedicated to one failure mechanism or 
indicator combination that can effectively monitor the health 
state of the IGBT are expected in the future. 
B. INDICATOR MEASUREMENT 
The condition of the IGBTs can be monitored through the 
indicators. In this part, methods that are utilized to do so in the 
literature will be reviewed and compared. 
1) MONITORING THE COLLECTOR-EMITTER ON-STATE 
VOLTAGE VCE,ON 
The on-state voltage Vce,on can indicate the condition of the 
IGBT devices in terms of bond wire fatigue and metallization 
reconstruction. However, Vce,on does not vary significantly, 
and thus measurements of a high resolution are required. In 
addition, the high voltage from the DC-link should be isolated 
and blocked to protect the measurement circuit, when the 
IGBT is off. Relays [28, 56], MOSFETs [15, 18, 33], diodes 
[28, 59, 60], and multiplexers [25] are common blocking 
devices, which can be seen in TABLE II. 
Relay-based methods 
All the relay-based extraction methods for Vce,on are offline 
schemes, since the response of relays is much longer than that 
of IGBT devices. In [56] (see Fig. 4(a)), the Analog-Digital 
Converter (ADC) is directly connected to the IGBT through a 
reed relay. When the power converter is operating, the relay is 
open to block the high voltage from the power electronic 
converter. Only when it stops or is forced to stop because of 
the measurement routine, a control signal will be generated to 
close the relay, and the ADC is then connected to the IGBT 
device, starting the measurement. Meanwhile, a simple current 
injection switching sequence is applied to turn on each IGBT. 
Thus, the on-state voltage Vce,on of each IGBT can be measured 
with high noise immunity and high resolution (2-3 mV), as 
reported. The method in [28] (Fig. 4(b)) is similar to that in [56]. 
The difference is that it uses an amplifier to extract Vce,on. 
Nonetheless, the relay-based measurement is a relatively 
simple but offline approach. 
MOSFET-based methods 
TABLE II 
METHODS TO MEASURE THE ON-STATE VOLTAGE VCE,ON. 
Topology 
Blocking 
device 
Additional hardware for each IGBT Cost Applicable condition 
Fig. 4 (a) [56] Relay 1 relay, 1 galvanic isolation  L  Offline application 
 Relatively high 
voltage 
 Noisy environment 
Fig. 4 (b) [28] Relay 1 relay, 1 amplifier, 1 inductive isolation L 
Fig. 5 (c) [33] MOSFET 
2 amplifiers, 1 MOSFET, 1 capacitor,  
1 multivibrator, 1 falling edge detector 
H 
 Online application 
 medium voltage 
Fig. 5 (a) [18] MOSFET 3 MOSFETs, 1 current source, 1 amplifier H 
 Online application 
 Low voltage 
 Noisy environment 
 High performance 
unrequired 
Fig. 5 (b) [15] MOSFET 
1 MOSFET, 2 Schottky diodes,  
1 zener diode  
H 
 Online application 
 Low voltage 
Fig. 6 (a) [28] Zener diode 
1 Zener diode, 1 diode, 1 amplifier, 
1 inductive isolation 
M 
 Online application 
 Low voltage 
 Noisy environment 
Fig. 6 (b) [60] diode 4 diodes; 1 current source; 1 amplifier M 
 Offline application 
 High voltage 
Fig. 7 [25] multiplexer 2 amplifiers; 1 multiplexer H 
 Online application 
 Low voltage 
H-high; M-medium; L-low 
ADC
IGBT
Relay
Galvanic
isolation
Control
Control
Data
Supply
Supply
DSP
Supply
Data
Control
IGBT DPST (NO)
ADC
in
out
(a)
(b)  
Fig. 4.  Relay-based Vce,on measurement circuits [28, 56] 
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Since MOSFETs switches at a higher switching frequency 
than IGBTs, MOSFETs are also used to block the voltage as 
an online or quasi-online method to measure the voltage Vce,on. 
In [49] (Fig. 5(c)), when the IGBT is turned on, Vce decreases, 
and the falling edge will be detected by the falling edge 
detector. Following, the monostable multivibrator triggers the 
MOSFET to measure Vce,on. In [18], an online method to 
measure the voltage under high and low currents is proposed, 
as shown in Fig. 5(a). In this method, taking the upper switch 
as an example, for the measurement of Vce,on under a high 
current, AS2 is turned off, and the following are obtained 
1 , 1 1 1RC ce on ASC C SGV V V V V   
  (1) 
1 1 , 1SG C ce on ASCV V V V  
 (2) 
where VRC1 is the voltage across RC1, VASC1 is the Drain-Source 
voltage of ASC1, VC1 indicates the voltage of the current source 
and VSG1 represents the Source-Gate voltage of ASC1. 
According to (2), when the power converter is operating and 
IGBT1 is on, ASC1 will turn on because Vce,on is small and VSG1 
is larger than the threshold voltage of ASC1 (VSGTH1). Then, it 
can be obtained from (1) that Vce,on is almost equal to VRC1, as 
the on-state resistance of ASC1 is relatively small compared to 
RC1. When IGBT1 is off, the collector-emitter voltage Vce 
increases and VSG1 is smaller than VSGTH1, and ASC1 is turned 
off. Consequently, the off-state high voltage is blocked. To 
measure the voltage Vce,on under a low current, AS2 is turned 
on at the current zero-crossing, and RTJ2 is set to 0.1×Vdc to 
inject a current of 100 mA into IGBT1. Then, Vce,on can be 
measured as mentioned above. This needs a short period of 
zero load currents, which may affect the normal operation. 
Finally, VRC1 (Vce,on) is generated on the resistor RLA1 by the 
amplifier, which gives a current im1 equal to VRC1/RLA1, passing 
to the ADC through ASLA1. This current can be a few dozens 
of milliamperes. Thus, a high-immunity transmission is 
guaranteed and the galvanic insulation is avoided. 
In [15], a simple method to measure Vce,on is proposed, using 
a depletion-mode small-signal MOSFET with auxiliary 
components (see Fig. 5(b)). Notably, when the voltage VCC is 
larger than the collector-emitter voltage Vce,on, the input 
impedance of the measurement circuit becomes higher. When 
the upper switch TUH is turned on, VC = Vce,on <VCC. In addition 
to the high impedance, ID cannot flow through the MOSFET, 
and VGS = 0. Thus, the MOSFET is turned on and Vout = Vce,on. 
When the upper switch TUH is turned off, Vce increases, and 
finally exceeds VCC. Then, ID flows through the MOSFET, and 
a voltage drop across R is produced, which makes VGS smaller 
than the voltage threshold. Therefore, the MOSFET is turned 
off, the high voltage is blocked, and Vout is clamped to VCC. 
However, because of the low voltage rating of the MOSFET, 
more MOSFETs will be required to block the DC-link voltage 
in high-voltage applications. 
Diode-based methods 
Compared to the relay-based and MOSFET-based methods, 
measuring the voltage Vce,on with diodes is a cheaper solution, 
especially for higher voltage applications. Fig. 6(a) shows a 
Zener diode-based circuit that measures the collector-emitter 
voltage [28]. The off-stage voltage is clamped by the Zener 
diode, and another diode with low stray capacitance is 
connected in series to reduce the stray capacitance effect. 
When the IGBT is turned on, Vce,on can be measured by the 
amplifier. The resistors are used to limit currents and minimize 
the common-mode error. Nevertheless, when the IGBT is on, 
the clamped voltage on the resistance may induce variations, 
which may affect the operation of the power converter. In 
addition, limited by the rating of the Zener diode, this circuit 
in Fig. 6(a) is only effective and safe under 600-V off-stage 
voltages. 
In [61], a measurement circuit for higher voltages is thus 
proposed (Fig. 6(b)), where D1 and D2 are forward-biased by 
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in
out
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the current source when the IGBT is turned off. Thus, the off-
stage voltage is blocked. When the IGBT is turned on, Vce,on = 
Vb - VD1. Assuming that D1 is identical to D2, we have VD1 = 
VD2. Therefore, Vce,on = Vb - VD2 = Vb - (Va - Vb) = 2Vb - Va. This 
is realized with two amplifiers by setting R5 = R6 and R2/R1 = 
R4/R3. In this case, the difference between the two diodes may 
lead to measurement errors. 
Multiplexer-based methods 
In [25], a two-to-one multiplexer circuit is used to filter out 
the off-state data. An amplifier is adopted to scale down the 
on-state voltage. When the gate signal is active, the scaled 
voltage Vce,on will be selected as the output. Otherwise, zero 
will be the output. Limited by the scaling circuit, this extractor 
cannot work under high voltage. The detailed circuit is given 
in Fig. 7. 
The on-state voltage of IGBT measuring methods have 
been discussed above and concluded in TABLE II. It can be a 
reference when selecting appropriate and cost-effective 
methods to measure or monitoring the collector-emitter 
voltage, through which the fatigue assessment in IGBT 
modules can be enabled. The relay-based methods are 
preferred for the offline conditions as they can fulfil the task 
with the lowest cost. However, the diode outperforms the other 
methods if both the cost and the online performance are taken 
into consideration. 
Note that Vce,on depends on the temperature and current, 
which requires the measurement at the same working point 
and same temperature. To tackle this problem, [62] 
decomposes the voltage into three parts and gives the 
temperature and current dependent formula of each part. In 
this way, the degradation caused component can be estimated 
even the temperature or current varies. It should be noted that 
the accuracy will be limited by the precision of the formula. 
Besides, the so-called inflexion point where Vce,on almost 
keeps constant with different temperatures could be another 
solution to avoid the influence of the temperature [63]. 
2)  MONITORING THE JUNCTION TEMPERATURE TJ 
The junction temperature Tj can be measured by a 
thermocouple sensor or infrared camera directly, or by the 
thermo-sensitive electrical parameters (TSEPs) indirectly. In 
practice, however, it is impossible to perform the junction 
temperature measurement directly without modifying the 
package or housing (e.g., open the module and remove 
dielectric gel). As a result, the direct measurement is limited 
for temperature monitoring in practice. Although NTC 
thermistors are provided in most modules, the calibration 
between Tj and the thermistor is lacked. TSEPs, dependent on 
the junction temperature Tj, are therefore preferred to estimate 
the junction temperature, since they can be measured directly. 
Methods by TSEPs include static and dynamic approaches. 
The first one uses the static electrical parameters to estimate 
Tj. The static parameters can be the collector-emitter voltage 
under high currents Vce,Ihigh [15, 64-67], collector-emitter 
voltage under low currents Vce,Ilow [31, 40, 67-70], gate internal 
resistance RG,int [71-73], saturation current Isat [74-77], short 
circuit current Isc [78], and gate-emitter voltage Vge [79]. The 
other approach uses dynamic electrical parameters to estimate 
Tj. Such dynamic parameters include the threshold voltage Vth 
[31, 33, 80-83], Miller-plateau voltage Vgp [84], turn-on delay 
time tdon [85], maximum current slope of turn-on dI/dtmax,on 
[85], turn-off time toff [85, 86], turn-off delay time tdoff [87], the 
peak value of VEE’max during turn-off [88, 89] and the flatband 
voltage Vfb [90]. The following describes the above methods. 
Temperature Estimation by Vce,Ihigh 
The relationship between Vce,Ihigh and Tj is not exactly linear. 
With an acceptable range of errors, the relationship can be 
approximated as [65, 66] 
   ,
ce jo
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k V
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 
geV variation
  (3) 
where Vce,Ihigh is the measured collector-emitter voltage under 
high currents, Tjo denotes the base junction temperature, Vceo 
is the on-state collector-emitter voltage at Tjo, Tr indicates the 
series resistance temperature, Tro represents the series 
resistance base temperature, ro is the series resistance at Tjo, 
kVceo and kro indicate the temperature coefficient of Vce and ro, 
repsectively, ∆Vge is the gate-emitter voltage variation, kge 
denotes the coefficient of ∆Vge, and Ic means the collector 
current.  
Practically, it is difficult to measure Vce from the module 
terminals because the chip is packaged inside the module. The 
positive temperature 
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Fig. 8.  I-V characteristics of an IGBT.  
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Fig. 9.  Vce,Ilow of an IGBT as a function of the junction temperature Tj 
for different low currents [31]. 
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measured voltage Vce,Ihigh consists of Vce and the series 
packaging resistance voltage. In addition, Vce,Ihigh is affected by 
Tj, Tr and Vge. However, Vge can be treated as a constant in 
normal operation mode. Therefore, Tj can be estimated as 
 ,ce Ihigh ceo c o ro r ro
j jo
Vceo
V V I r k T T
T T
k
         .  (4) 
In the literature, it is considered that Tr is equivalent to Tj. 
Assuming that the temperature distribution is homogeneous 
when the coefficients kro and kvceo are identified by 
experiments. Tj_est is then obtained as 
 
 
,
_ +
ce cV at base temperature I
ce Ihigh ceo c o
j est jo
Vceo c ro
V V I r
T T
k I k
  

 
.   (5) 
However, it should be pointed out that Tr and Tj are not 
equal due to the non-uniform temperature distribution. In 
order to improve accuracy, Tr should be estimated as a 
prerequisite. According to [66], it gives 
 _j r j est HT T T T       (6) 
where TH is the heatsink temperature and α is the scaling factor 
that is obtained by experiments. With (6), the temperature Tj 
can be estimated accurately as 
 , , _
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+
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 
  (7) 
in which Vce,B is the voltage Vce at the base temperature. It can 
be found in (7) that the estimated temperature Tj using Vce,Ihigh 
is sensitive to the coefficients kVceo, kro, and the collector 
current Ic. The sensitivity varies from 1 mV/℃ (300 A) to 5 
mV/℃ (1000 A) [67]. In addition, the online junction 
temperature estimation requires measuring Vce,Ihigh, Ic, and 
some predefined parameters. 
Temperature Estimation by Vce,Ilow 
Fig. 8 shows the typical I-V characteristics of an IGBT. 
Unlike the positive temperature coefficient for the high current, 
it can be seen that the temperature coefficient for the low 
current is negative. Compared to the method using Vce,Ihigh, 
utilizing Vce,Ilow neglects the series packaging resistance 
because its voltage drop is relatively low. At the same time, 
the self-heating effect can be eliminated. Thus, it has higher 
accuracy and stronger linearity than the previous method (i.e., 
using Vce,Ihigh). In this case, the relation can be expressed as 
 ',ce Ilow ceo Vceo j joV V k T T       (8) 
where k’Vceo is the temperature coefficient for the low current. 
Fig. 9 depicts the voltage Vce,Ilow of an IGBT as a function of 
the junction Tj under various low currents. It can be observed 
that the voltage change rate in respect to the junction 
temperature is within the range of -0.19 mV/℃ to -0.28 
mV/℃, where the current varies from 0.5 mA to 1 A. 
Although the injection of lower currents leads to a higher 
change rate (absolute value), it becomes non-linear at high 
temperatures, as shown in Fig. 9. In most applications, the load 
current is normally much higher than the currents in Fig. 9. In 
this case, the power converter should be stopped first to allow 
the low current injection to estimate the junction temperature. 
This may be not easy to implement. Nonetheless, online 
current injection and voltage drop measurement strategies 
have been proposed in [68, 70]. However, the injection and 
measurement window may decrease system performance. It 
should be noted that the low current should be injected to 
measure the voltage Vce,Ilow immediately, after the load current 
is suspended and the transient has passed. By doing so, the 
maximum error of the estimated junction temperature Tj 
caused by the cooling system can be reduced. The advantage 
of this method is that the self-heating effects can be avoided 
and the packaging degradation caused voltage drop is 
negligible.  
Temperature Estimation by RG,int 
The thermo-sensitive resistance RG,int is a resistor in the 
center of the die. By calculating its temperature, the junction 
temperature Tj can be estimated. Nevertheless, it is almost 
impossible to implement the measurement during the 
converter operation without opening the module and adding 
measurement circuits, as shown in Fig. 10(a). To improve this, 
Baker et al. proposed a peak gate current method, where RG,int 
is considered as the equivalent series resistance (ESR) of both 
the gate-emitter capacitor Cge and the gate-collector capacitor 
Cgc. Therefore, the gate driver RLC network can be depicted 
in Fig. 10(b) [71]. During the turn-on delay, both Cge and Cgc are 
stable before the gate voltage reaches the threshold voltage Vth. 
The gate current Ig can be taken as a step response of the RLC 
network and the parasitic gate inductor should satisfy R2>4L/C. 
Hence, the RLC network is overdamped, and Ig can be 
approximated by 
 , ,
,
G int G ext g
t
R R Cstep
g
G int ext
V
I e
R R




.  (9) 
Given that the gate capacitance is stable, the gate inductor 
then has a negligible effect on the overdamped circuit. 
Assuming that the external resistor is not strongly dependent 
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Fig. 10.  Temperature estimation using the resistance RG,int: (a) RG,int 
measurement circuit [72] and (b) gate driver RLC network [71].  
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Fig. 11.  Temperature estimation using the resistance RG,int: (a) gate peak 
voltage detection circuit and (b) calibration between RG,int and Tj [71]. 
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on the temperature, the resistance RG,int can be estimated by (10) 
when the peak gate current is detected. 
, ,
step
G int G ext
peak
V
R R
I
 
   (10) 
It should be noted that the gate driver voltage is affected by 
the high dVce/dt and temperature. To create an exact step 
voltage, the difference between the gate voltage before (VG,neg) 
and after turn-on (VG,pos) is utilized. Considering that the 
voltage is easier to measure than the current, Vpeak/RG,ext is used 
to calculate the peak current, where Vpeak is the peak voltage 
on the external gate resistor. Fig. 11(a) shows the detection 
circuit for Vpeak [71]. Finally, RG,int can be measured as 
, ,
, ,
,
G neg G pos
G int G ext
peak
G ext
V V
R R
V
R

 
.  (11) 
Then, with calibration, Tj can be estimated, as shown in Fig. 
11 (b) [71]. There is a strong linear relationship between the 
resistance and the estimated temperature, as shown in Fig. 11(b). 
The advantage of this method is that it is immune to the load 
current and the measurement circuit can be integrated into the 
driver. Nevertheless, measurement errors may appear due to 
the assumptions. 
Temperature Estimation by Isat 
If the self-heating effect is neglected, the IGBT saturation 
current can be calculated as [77] 
  
 
  
2
1
2
ns j OX c
sat PNP j GS th j
c
T C Z
I T V V T
L

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 (12) 
where βPNP indicates the PNP transistor current gain, μns is the 
surface mobility of electron, COX denotes the oxide 
capacitance, Zc is the channel width, and Lc is the channel 
length. It is nonlinear and there is the coupling with other 
thermo-sensitive parameters, as demonstrated in Fig. 12 [31]. 
Due to the nonlinearity and the coupling, it is not 
recommended to estimate Tj using the saturation current Isat. 
Temperature Estimation by Isc 
In [78], a short-circuit current-based estimation method is 
proposed. The short-circuit pulse is introduced by a bypass 
IGBT, as shown in Fig. 13(a). When the Device under Test 
(DUT) is on, the bypass IGBT will be triggered for a short time 
to create a short current pulse, whose amplitude is 
approximately linear in respect to the junction temperature Tj. 
By measuring the amplitude of the short-circuit current, Tj can 
be estimated, as exemplified in Fig. 13(b). This method has a 
relatively high sensitivity which is about -0.35 ℃/A. 
Meanwhile, it is immune to the DC-link voltage. However, 
due to the risk of short-circuit, an additional protection scheme 
is required. Furthermore, additional control for the bypass 
IGBT and high-current sensor for the short-circuit pulse are 
needed to realize this. 
Temperature Estimation by Vge  
The gate-emitter voltage Vge is another TSEP for the 
junction temperature estimation. Berning et al. proposed a 
circuit to estimate Tj, as shown in Fig. 14(a) [91]. In order to 
eliminate the voltage spike induced by the oscillation-free gate 
resistor, the difference between the cathode voltage and the 
gate voltage is utilized. The results show good linearity and 
the sensitivity is within 11.6 mV/℃ to 13 mV/℃, with the 
collector current being 1 A to 25 A., as shown in Fig. 14(b). 
However, this method is an offline approach, as the bias 
current source, consisting of a 62-V voltage source and a 75-
kΩ resistor, will affect the normal conversion operation.  
Temperature Estimation by Vth 
The threshold voltage Vth of an IGBT is the gate-emitter 
voltage when the device begins to turn-on. According to [81], 
Vth can be described as  
 
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 (13) 
in which κ is the Boltzmann constant, q denotes the elementary 
charge, NA indicates the concentration of acceptors, ND implies 
concentration of donors, Qf is the fixed oxide charge, Qm is the 
charge of mobile ions, Qot indicates the intrinsic charge within 
the oxide, Cox denotes area specific capacity of the oxide layer, 
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Fig. 12.  IGBT saturation current as a function of the temperature [31]. 
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Fig. 13.  Junction temperature estimation using the short-circuit current 
Isc: (a) entire circuit diagram and (b) calibration between Isc and Tj [78]. 
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εSi indicates permittivity of silicon, and ni is intrinsic carrier 
density. 
From (13), it can be found that Vth only depends on the 
junction temperature Tj, as all the other parameters are fixed. 
However, it is not strictly linear. Fortunately, in the range of 
operating temperatures, the relationship is nearly linear. In this 
case, Vth decreases linearly with the temperature due to the 
positive correlation between ni and Tj. The sensitivity varies 
from -6 mV/℃ to -9 mV/℃ in different conditions [81, 92]. 
In order to measure Vth online, the parasitic inductance LσE 
between the Kelvin and power emitter terminals is utilized, as 
discussed in [81, 82, 93] (see Fig. 15(b)). When the IGBT starts 
to turn-on and the current begins to flow through LσE, the 
parasitic voltage VEE’ is induced. Then, by comparing VEE’ with 
the reference voltage, the trigger pulse is produced. With 
NAND-gates and the driver output voltage, the measurement 
pulse is generated, which can enable the sample-and-hold (SH) 
gate to hold Vth and disable the SH when the freewheeling 
diode is on. This measurement circuit can be integrated into 
the gate driver due to the common ground reference. However, 
the reference voltage should be set carefully. Otherwise, Vth 
may not be measured as the turn-on transient is also relevant 
to the junction temperature. 
Temperature Estimation by Vgp 
The Miller-plateau voltage Vgp can be calculated by (14) 
[84]. 
 ( ) ( )
( )
c
gp j th j
m j
I
V T V T
g T
    (14) 
Where gm is the trans-conductance. Since Vth decreases and 
gm increases with the rise of the temperature, it can be 
concluded that Vgp decreases monotonically with the 
temperature rise. In practice, it is difficult to measure Vgp 
because RG,int is inaccessible. Thus, one has to estimate Vgp 
through Vmeas by (15). 
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  (15) 
Note that RG,int is temperature dependent, the compensation 
must be made before using it to estimate Tj. According to the 
sensitive and error analysis, the precise knowledge of gm is 
crucial for the estimation. However, the small error of the 
current is acceptable which implies that the averaged phase 
current utilized in the control software is applicable here. The 
comparison between the prediction and the sensing results for 
a hybrid IGBT module FS800R07A2E3B13 is given in Fig. 16. 
The sensitivity is 1.5 to 7 mV/K over the entire operating range. 
Consider the fact that it is affected by the load current, the 
current dependency should be understood first. Otherwise, it 
must work at the same current, which limits its application. 
Temperature Estimation by tdon 
The turn-on delay tdon is the time between the start of the 
gate-emitter voltage Vge rising and the beginning of the collect 
current Ic rising. It can be described as [85] 
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Fig. 15.  Temperature estimation using Vth: (a) calibration with Tj (b) 
measurement circuit [81, 82, 92]. 
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Fig. 16  Comparison between the prediction and the sensing results of 
Vgp method [84] 
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As aforementioned, RG,int increases and Vth decreases with 
the increase of the junction temperature Tj. As a result, tdon is 
sensitive to the junction temperature. More specifically, it 
increases with the rise of temperature when the temperature 
effect of Cg is neglected. When referring to the dependency, 
Vth only depends on Tj and RG,int is only affected by Tj. As for 
Cg, it consists of the oxide capacitance Cox and depletion 
capacitance Cdep. Cox can be seen as a constant, while Cdep is 
governed by 
0
2
A D
dep
ce A D
e N N
C A
V N N
  
 
 
   (17) 
where A represents the surface area of the capacitor and e0 
indicates the unit charge. It is dependent on the DC-link 
voltage Vdc [85]. In addition, the intrinsic carrier concentration 
increases at higher temperatures, which indicates that Cdep 
increases along with the temperature increase. Therefore, tdon 
is monotonically temperature-dependent and it is affected by 
Vdc. However, it is immune to the load current. Consider that 
Vdc is almost kept constant, this method is more applicable 
than the current-dependent methods. The delay time tdon versus 
the junction temperature Tj is depicted in Fig. 17, and the 
sensitivity of Tj is about 2 ns/℃. 
Temperature Estimation by dIc/dtmax,on 
The turn-on current slope is related to the gate-emitter 
voltage change rate as 
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  (18) 
where αPNP is the gain of the inherent bipolar transistor, µ is 
the mobility, W is the width, and L is the length of the MOS 
channel. According to (16), the temperature-dependence 
caused by αPNP, μ and Vth on dIc/dtmax,on can be obtained [85]. 
The correlation between dIc/dtmax,on and Tj under different 
currents and voltages is shown in Fig. 18(a). The relation is not 
as linear as the TSEPs above. As for the sensitivity, it is about 
40 A/(μs℃), which is affected by the DC-link voltage and 
load current. 
Temperature Estimation by toff 
Equation (19) gives the description of the turn-off time toff 
[82]. As it contains gm and Vth – both decrease with the increase 
of the junction temperature Tj, the turn-off time toff is also a 
TSEP. The correlation between toff and Tj under different 
currents and voltages is shown in Fig. 18(b). 
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Where R represents the gate resistance and CISS is the input 
capacitance. 
Temperature Estimation by tdoff 
The turn-off delay tdoff can be divided into three parts, 
denoted as Δt1, Δt2, and Δt3, which are shown in Fig. 19 and 
described as (20)~(22) [87]. 
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Fig. 17.  Temperature estimation using tdon under different: (a) currents 
and (b) voltages (same current) [85]. 
12010080604030
0.8
1
1.2
1.4
Junction temperature ( )
@ [300V, 90A]
@ [300V, 70A]
@ [300V, 46A]
@ [400V, 90A]
@ [500V, 90A]
(d
I c
/d
t)
m
a
x
 (
k
A
/u
s)
12010080604020
850
900
950
1000
1050
Junction temperature ( )
T
u
rn
-o
ff
 d
el
a
y
 (
n
s)
@ [500V, 172A]
@ [300V, 46A]
@ [300V, 70A]
@ [500V, 130A]
@ [500V, 85A]
@ [300V, 94A]
 
Fig. 18.  Temperature estimation using: (a) dIc/dtmax,on and (b) toff  [85] 
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Fig. 20.  Correlation between tdoff and Tj under different voltages: (a) 
1000-A load current and (b) 1200-A load current [87]. 
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Where Vgp is the Miller-Plateau voltage, LM presents the half 
physical length under gate region, nac denotes carrier 
concentration, Jc is the collector current density, and ∆Jch 
indicates the electron current density reduction in the MOS 
channel under the gate region. 
As shown in (18), the first stage – ∆t1 is mainly affected by 
RG and Vgp. Consider that both of them have positive 
temperature coefficients, RG and Vgp increase with the rising 
junction temperature Tj, and similarly, ∆t1 increases. For ∆t2 
and ∆t3, when Tj increases, αPNP and ndrl increase at the same 
time [94, 95]. In addition, ∆Jch can be described as  
   2 1 1ge PNP c c PNP m ge
ch
c c
V K I g V
J
A A
    
     (23) 
implying that it decreases with the temperature rise. Therefore, 
∆t2 and ∆t3 will increase when the junction temperature Tj rises. 
Due to the reason that ∆t1, ∆t2 and ∆t3 increase with Tj, the 
turn-off delay tdoff increases monotonically, when Tj goes up. 
Further, it can be found from (18)~(20) that tdoff is also affected 
by the load current and DC-link voltage. The correlation 
between tdoff and Tj under different load currents and voltages 
is shown in Fig. 20. It indicates that the sensitivity is about 4 
ns/℃. However, it varies slightly according to the load 
currents and DC-link voltages. In Fig. 19, it can be found that 
there are voltage pulses across LσE at the beginning and the end 
of the turn-off delay, both of which can be utilized to measure 
tdoff. 
Temperature Estimation by VEE’max 
In the turn-off period, the negative voltage pulse across LσE 
is induced by the drop of Ic, which can be described as [88] 
 
'
c
EE E
max
dI
V L
dt
     (24) 
where VEE' is the voltage between the Kelvin emitter and 
power emitter. 
Hence, instead of measuring dI/dtmax,on, the maximum 
voltage VEE’,max can also be used to estimate the junction 
temperature. The correlation between VEE’,max and Tj under 
different load currents and voltages is depicted in Fig. 21. The 
sensitivity varies from -29.11 mV/℃ to -74.72 mV/℃, 
depending on the DC-link current and load current. In [89], Tj 
with respect to the VEE’,max and Ic is modelled through least-
squares fitting in the form of (25). Hence, it could be more 
practicable in the real-time Tj estimation. 
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  (25) 
Temperature Estimation by Vfb 
The temperature dependence of Vfb could be attributed to 
the ionic contaminants induced mobile oxide charges Qox 
which changes with temperature [90]. Thus, according to (26), 
Vfb is a TSEP.  
 oxfb
ox
Q
V
C

      (26) 
The measuring circuit and the different values of Vfb are 
given in Fig. 22(a) and Fig. 22(b), respectively [90]. The gate 
capacitance reduces sharply when the gate voltage reaches Vfb 
due to the depletion capacitor is added in series with the oxide 
capacitor. As a result, the gate voltage increases faster before 
it reaches Vth. Two differentiators and two comparators are 
utilized to capture this moment and trigger the ADC to sample 
Vfb at this time. The results of an Infineon FF1000R17IE4 
module is given in Fig. 22(b) with the sensitivity at about 3.1 
mV/℃. It turns out that the temperature dependency of Vfb is 
not strictly linear, which may limit the practical performance. 
Nevertheless, its advantage is that it is measured before the 
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Fig. 21.  Correlation between VEE’,max and Tj under different currents: (a) 
Vdc = 700 V and (b) Vdc = 900 V [88]. 
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device conducting the load current, i.e., it can work well under 
different working condition.  
The above methods to estimate Tj are further benchmarked 
in TABLE III, in terms of online performance, selectivity, 
linearity, sensitivity, additional hardware, effects on converter 
performance, and integrability. The selectivity represents the 
factors that can affect TSEPs. Due to the DC-link voltage is 
kept as constant in most cases, the collector current is the main 
factor that influences the estimation performance. The 
accurate current measurement may require additional 
expensive current sensors, which increases the costs. In this 
sense, the RG,int and Vfb methods outperform the rest methods. 
The linearity shows the theoretical accuracy of the estimation 
method, where the higher linearity leads to higher accuracy. 
The sensitivity is a derivative of the TSEPs concerning Tj. A 
higher sensitivity indicates the larger variation of TSEPs with 
the same junction temperature rise, which can deal with noise 
and measurement errors. Additional hardware evaluates the 
cost of the corresponding estimation method. It can be 
concluded from TABLE III that the TSEPs measured through 
the gate or auxiliary terminals are much cheaper because they 
are free of the high voltage or current. Normally, they can be 
integrated into the gate driver at the same time. Thus, this kind 
of TESPs has greater potential in commercial products. The 
converter performance effect indicates if the performance 
would be affected by the TSEP measurement.  Another 
concern of Tj estimation by TSEPs is that most TSEPs are 
affected by the device degradation. For example, the parasitic 
inductance and gate capacitance vary with the fatigue of the 
package and gate oxide, which could lead to significant errors 
of the gate- or auxiliary-terminal-based methods. In this sense, 
Vce,Ilow method has advantages because the sensing current is 
such low that the voltage deviation caused by the package 
degradation is negligible. 
3) MONITORING THE JUNCTION-TO-CASE THERMAL 
RESISTANCE RTHJC 
The junction-to-case thermal resistance Rthjc can be calculated 
as 
 
j c
thjc
loss
T T
R
P

     (27) 
where Tj is the junction temperature that can be estimated by 
TSEPs, Tc is the case temperature that can be measured 
directly, and Ploss denotes the power loss, including the 
TABLE III 
COMPARISON OF DIFFERENT JUNCTION TEMPERATURE ESTIMATION METHODS. 
Classific
ation 
TSEP 
Onlin
e 
Selectivity Linearity Sensitivity 
Additional hardware 
For online 
measurement* 
Effects on 
converter 
Integrability 
Static 
TSEPs 
Vce,Ihigh 
[15, 64-67] 
Yes Tj, Ic Medium 
1 ~ 5 
mV/℃ 
Same with Vce,on online 
methods 
Maybe No 
Vce,Ilow 
[31, 40, 67-
70] 
Yes Tj High 
-0.19 ~ 
-0.28 
mV/℃ 
Current source; Vce 
measurement; 
Additional control 
Yes No 
RG,int 
[71-73] 
Yes Tj High 
0.9 ~ 2.8 
mΩ/℃ 
Amplifier; Peak 
detector; reset switch 
No Yes 
Isat 
[74-77] 
Yes Tj, Vdc Not —— Additional sensor No No 
Isc 
[78] 
Yes Tj, Vdc Medium -0.35 ℃/A 
Additional protection 
circuit; Bypass IGBT; 
High current sensor; 
Yes No 
Vge 
[79] 
No Tj, Vdc, Ic High 
11.6 ~ 13 
mV/℃ 
—— —— 
No 
 
Dynamic 
TSEPs 
Vth 
[31, 49, 80-
83] 
Yes Tj High 
-6 ~ -9 
mV/℃ 
Amplifier; NAND-
gates; Sample-and-
hold gate 
No Yes 
Vgp [84] Yes Tj, Ic Medium 
1.5 ~ 7 
mV/℃ 
Not mentioned No Yes 
Vfb [90] Yes Tj Low 3.1 mV/℃ 
Differentiator; 
Comparator;  
AND gate 
No Yes 
tdon 
[85] 
Yes Tj, Vdc High 2 ns/℃ 
Not mentioned, but 
could be measured 
through parasitic 
inductance between 
the Kelvin and power 
emitter terminals 
No Yes 
dI/dtmax,on 
[85] 
Yes Tj, Ic, Vdc Low 
40 
A/(μs℃) 
No Yes 
toff 
[85, 86] 
Yes Tj, Ic, Vdc Medium 2 ns/℃ No Yes 
tdoff 
[87] 
Yes Tj, Ic, Vdc High 4 ns/℃ No Yes 
VEE’max 
[88, 89] 
Yes Tj, Ic, Vdc High 
-29.11 ~ 
-74.72 
mV/℃ 
No Yes 
* All methods require the ADC 
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switching loss and conduction loss. The power loss Ploss can 
be obtained online with a predefined lookup table [45, 57] or 
curve-fitted model from datasheet [96, 97]. Then, the variation 
of the calculated Rthjc can be monitored.  
Furthermore, ∆Rthjc indicates the degradation of the IGBT 
to a certain extent. Hence, Dawei et al. use ∆Rth to monitor the 
solder fatigue with a case-above-ambient temperature [45]. By 
calibrating Ptot with different working points for the healthy 
IGBT, the power loss response-surface is obtained. In addition, 
a Cauer thermal network of the heatsink is developed to 
calculate the real-time power loss with the case-to-ambient 
temperature. Besides, the solder fatigue will result in the 
resistance change ∆Rth between chip and substrate or between 
substrate and baseplate, depending on the solder layer type. 
Then, Vce,on rises with the subsequently increased Tj, which 
makes a higher power loss Ptot, as illustrated in Fig. 23(a). 
Finally, ∆Rth can be obtained through the flowchart shown in 
Fig. 23(b). However, it should be careful if the ambient 
temperature is measured accurately when other heat sources 
are presented in the application scenery. 
Notably, the thermal resistance change ∆Rth is induced by 
the reduced thermal dissipation path. Consider the fact that the 
crack propagates from the edge to the center, the temperature 
of the case bottom surface declines while the temperature in 
the center of the case bottom surface increases [98]. This 
characteristic can be represented by the ratio of the junction-
to-case-center thermal resistance to the junction-to-case-edge 
thermal resistance. Compared to Rthjc method, it is not cost-
effective, while it eliminates the influence of the different 
operation points without all calibrations and is free of ambient 
temperature.  
4) MONITORING THE 5TH HARMONIC  
The 5th-order harmonic voltage can be extracted by the 
converter controller without additional hardware, as shown in 
Fig. 24 and discussed in [48]. The inner-loop harmonic 
resonance controller amplifies the small error before and after 
IGBT ageing to enhance the measurement accuracy. In Fig. 24, 
v*hc is forced by the outer loop to follow the harmonics 
produced by the inverter, and then the harmonic voltage can 
be measured. This method is cost-effective, as it requires no 
additional hardware. However, the system should operate at 
the setpoint, which makes it difficult to measure the harmonic 
online. Additionally, the degraded IGBT cannot be identified 
as the degradation is detected at the system level, i.e., the 
confidential level of the identified degradation is low. 
5)  MONITORING THE MILLER-PLATEAU DURATION TGP 
The circuitry that measures tgp is shown in Fig. 25 [39]. The RC 
network receives the gate signal and outputs the differential 
results to provide the time instant before and after the Miller-
plateau. Then, the signal tracking circuit and voltage divider 
R6, R7, R8 give the adaptive voltage reference for the 
comparator, so that the circuitry can work under different 
working points. Next, the output of the differentiator is 
compared to the adaptive voltage reference to generate the 
double-pulse signal which implies the information of tgp. 
Finally, an isolator is used to separate the analogue circuit and 
digital circuit. There are some details should be noted in the 
measuring circuitry. First of all, C1 should be small enough so 
that the gate transients will not be influenced. Besides, R1 
should be small enough to ensure high bandwidth and large 
enough to provide a detectable signal. Meanwhile, the time 
constant of the RC network should be smaller than 1/10 of tgp. 
In fact, the measured time interval is not exactly the same with 
tgp, while it is precise enough to monitor the state of the IGBT. 
III. TOLERANCE OF THE CATASTROPHIC FAILURES 
The catastrophic failure is caused by overstresses or wear-out, 
which makes the IGBT uncontrollable. It can be classified into 
open-circuit failure and short-circuit failure. Disconnections 
between the chip and terminal or the driver and the terminal 
may induce open-circuit failures. The former disconnection 
results from the bond-wire lift-off or bond-wire rupture under 
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Fig. 23.  Using power losses to monitor the thermal resistance: (a) power 
losses vs. the case temperature and (b) flowchart to calculate the thermal 
resistance change ΔRth [42]. 
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Fig. 24.  Control structure for the harmonic resonance and suppression 
to monitor device degradation [48]. 
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high short-circuit currents. In contrast, the latter is mainly 
caused by vibration, corrosion, and driver failures. The short-
circuit failures may be the consequences of high gate voltages, 
external failures, latch-up and rapid increases of intrinsic 
temperatures due to the second breakdown or energy shock, 
high voltage breakdown or thermal runaway [13]. Short-
circuit failures can occur during turn-on transients or on-state 
operation, which is related to the above mechanisms. 
As the focus of this paper is to provide the reliability 
improvement methods for two-level IGBT-based converters, 
only this kind of converters are considered below. 
A. OPEN-CIRCUIT FAULT DIAGNOSIS METHODS 
The diagnosis is to create an indicator or a group of indicators 
with different combinations under various conditions (healthy 
and different kinds of open-circuit faults). By identifying the 
relationship between the indicators and the faults, fault 
detection and isolation can be achieved. This can be a model-
based approach, a signal-based approach or a data-driven 
approach. 
1)  MODEL-BASED APPROACH 
The model-based approach mainly utilizes the difference 
between the analytical model and the real system after faults, 
which follows:  
a) Establishing the mathematical model of the converter by 
means of Switching state function model (SSFM), state-
space model (SSM), mixed logical dynamic model 
(MLDM), model reference adaptive system (MRAS), and 
so on. 
b) Monitoring the current or voltage by a closed-loop or 
open-loop observer, and comparing the monitored values 
with the measurements to generate residuals or to directly 
observe residuals. 
c) Performing the diagnosis by mapping the residuals to the 
fault indicators. 
Switching state function model [99-101] 
Denoting Sk (k = a, b, c) as the switching state function. Sk 
= 1means the upper IGBT turns on while the lower one turns 
off and the opposite for Sk = 0. Then, the phase voltage can be 
expressed in (28). Under normal condition, the estimated 
phase voltage is close to the measured phase voltage and the 
voltage error ekn = 0. Taking the measurement error, 
discretizing error, and non-ideal switching characteristics like 
switching delay and dead time into consideration, ekn is not 
strictly equal to 0. Thus, the voltage threshold h and time 
threshold T are adopted to avoid the false alarms, which are 
given as h = 10V and T=50Ts. Where Ts is the switching period 
[99, 100].  
 
,kn est k dcV S V       (28) 
For a rectifier, however, the phase-to-phase voltage can be 
expressed in (29). 
, , ( , , ),
xy
xy est xy xy s s
di
u e i R L x y a b c x y
dt
        (29) 
Where uxy,est is the estimated phase-to-phase rectifier 
voltage and exy represents the phase-to-phase grid voltage. 
Then, the switching state and the corresponding error can be 
estimated by (30). 
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S S
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
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    (30) 
Thus, if T1 fault happens, switch state error for phase A will 
be 1 while the errors for the rest two phases are 0. This leads 
to εab greater than the threshold Tth, εca smaller than –Tth and 
εbc = 0. Accordingly, all the single switch fault can be 
diagnosed through TABLE IV [101]. 
State-space model [102-107] 
As the state model is application-dependent, the two-level 
voltage source inverter fed induction machine drive system 
(see Fig. 26) is taken as an example for illustration purpose. It 
can be described by 
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  (31) 
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where Ls and Lr are the stator and rotor self-inductance, Lm 
denotes the mutual inductance, Rs and Rr indicate the stator 
and rotor resistance, J is the inertia, f represents the mechanical 
TABLE IV 
FAULT DIAGNOSTIC INFORMATION 
State Switching state errors 
Faulty 
switch 
Faulty phase 
Normal εab=εbc=εca None  
Faulty 
εab > Tth, εbc = 0, εca < -Tth T1 
a 
εab < -Tth, εbc = 0, εca> Tth T4 
εab < -Tth, εbc > Tth, εca = 0 T2 
b 
εab  > Tth, εbc< -Tth, εca = 0 T5 
εab = 0, εbc < -Tth, εca> Tth T3 
c 
εab = 0, εbc > Tth, εca< -Tth T6 
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Fig. 26.  Simplified model of two-level VSI fed induction machine drive 
system. 
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fiction, ids and iqs are the stator current in the d- and q-axis, λdr 
and λqr are the rotor flux in the d- and q-axis, ωm is the motor 
speed, TL is the load torque, a = Rr/Lr, b =Lm/σLsLr, c 
=L2mRr/σLsL2r+Rs/σLs, m =3npLm/2JLr, d = 1/σLs, k = 1/J, σ = 
1-L2m/LsLr, state vector x = [ids, iqs, λdr, λqr, wm]T, input u = [ud, 
uq]T, output y = [ids, iqs, wm]T. 
Taking the Luenberger observer [88] as an example (other 
observers, e.g., PI observer, can also be adopted), the stator 
current in the dq-frame can be observed by 
 
   ˆ ˆ ˆ ˆ
ˆ ˆ
L ox Ax g x Bu DT K y y
y Cx
      


  (32) 
Then, the residuals can be obtained as 
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   (33) 
If the residual exceeds the threshold, a fault can be detected. 
For the fault isolation, i.e., to identify the faulty switch, the 
direction of the threshold is utilized. With three unitary 
actuator directions in the abc-frame ea = [1, 0, 0], eb = [0, 1, 0], 
ec = [0, 0, 1], six fault directions can be established as va+ = 
([Tabc]ea/[Tabc]ea), va- = -([Tabc]ea/[Tabc]ea), vb+ = 
([Tabc]eb/[Tabc]eb), vb- = -([Tabc]eb/[Tabc]eb), vc+ = 
([Tabc]ec/[Tabc]ec), vc-= -([Tabc]ec/[Tabc]ec). Here, [Tabc] 
represents the abc-dq transformation. TABLE V shows the 
relationship between the faulty switch and residual direction. 
It should be noted that false fault recognitions might be 
avoided, as the direction of each fault indicator is 60-degree 
apart from others. 
Similar to the Luenberger observer, the first-order sliding 
mode observer can also be utilized with the form of (34) [107]. 
 ˆ ˆ sx Ax Bu I      (34) 
Where Λ represents the observer gain and Is is the switching 
vector. 
The ratio rn of the mean absolute value of measured current 
and observed current can be calculated in (35). For the normal 
condition, the ratio is close to 1 because the two currents are 
almost identical to each other. For one-switch fault condition, 
however, the ratio is calculated in (36), indicating rn is smaller 
than 0.318. As for the open-phase condition, the measured 
current approaches to 0 and rn is about equal to 0. Hence, the 
fault can be detected when rn is smaller than a threshold Kd. 
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Where en is the faulty component in the observed current 
which is close to the measured current maximum amplitude Im. 
The fault identification indicator sn is defined in (37). When 
it is normal, the mean value of the observed current is close to 
0, and thus, sn is equal to 0. When an open-switch fault occurs, 
the observed fault component provides a DC bias which 
makes the observed current totally positive or negative. Hence, 
sn equals to 1 for upper switch fault and -1 for lower switch 
fault. 
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    (37) 
Mixed logical dynamic model [108-110]  
For a three-phase two-level converter, it can also be 
described by   
  1 1 2 1,ag dc av V s s       (38) 
  2 2 4 3,bg dc bv V s s       (39) 
  3 3 6 5,cg dc cv V s s       (40) 
where vkg is the voltage between the phase k (k = a, b, c) and 
the negative pole of the DC-link, s1~s6 represent the control 
signal of the corresponding IGBT, Vdc denotes the DC-link 
voltage, and δk represents the current direction of each phase 
(positive if flowing into the load). 
Then, the converter can be represented by the mixed logical 
dynamic model following  
  , ,kkn k k
di
u Ri L e k a b c
dt
       (41) 
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K K   (42) 
 1 2  i Ai B e B δ    (43) 
where ukn is the voltage between the phase k and the neutral 
point of the load, R and L are the load resistance and 
inductance for each phase, ek denotes the back electromotive 
force (EMF) for each phase, i = [ia, ib, ic]T, A = -RI/L with I 
being an identity matrix, B1 = -I/L, e = [ea, eb, ec]T, B2 = 
VdcK/3L, and δ = [δ1, δ2, δ3]T is the discrete input as shown in 
(38) ~ (40). 
Accordingly, the open-loop observer based on the mixed 
logical dynamic model can be described as  
 1 2
ˆ ˆ  i Ai B e B δ    (44) 
Subsequently, the residual is generated as  
TABLE V 
RELATIONSHIP BETWEEN THE FAULTY SWITCH AND RESIDUAL 
DIRECTION. 
Faulty 
switch 
T1 T2 T3 T4 T5 T6 
Dedicated 
residual 
ra- ra+ rb- rb+ rc- rc+ 
TABLE VI 
RELATIONSHIP BETWEEN FAULTY SWITCHES AND RESIDUAL VECTOR 
PHASE. 
Faulty switches γ Faulty switches γ 
Normal - T4 2π/3 
T1 π T3 and T4 2π/3, 5π/3 
T2 0 T5 π/3 
T1 and T2 0, π T6 4π/3 
T3 5π/3 T5 and T6 π/3, 
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  2ˆ ' -   i i i Ai B δ δ    (45) 
where δ' denotes the discrete input of the real plant 
(considering the control signal of the open-circuit IGBT as 0), 
and δ is the discrete input for the observer (generated by the 
controller). Finally, the fault can be detected if the residual 
exceeds the threshold and the fault type can be recognized 
according to the residual vector phase as shown in (46) and 
TABLE VI. 
, 2 / 3, ja a bi i i i i i j i Ie

        I       (46) 
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  (47) 
Nevertheless, when applying this method to a single-phase 
converter, the diagonal IGBTs cannot be separated unless 
extra operations are performed to the converter [109]. In order 
to settle this problem, the changing rate of the residual is 
adopted to identify the faults, as shown in (47). By adding the 
switch information to the fault indicators, all the fault types 
can be identified without extra operations. 
Model reference adaptive system [111]  
For a permanent magnet synchronous motor drive system 
with a 2-level converter, as shown in Fig. 23, current dynamics 
in the dq-frame including the open-circuit-induced voltage 
distortions can be represented by  
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  (48) 
where λm is the flux linkage established by the permanent 
magnet. 
For this reference model, it assumed that the voltage 
distortions are zero in a healthy model. Thus, it can be 
described as 
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.  (49) 
Combining (48) and (49), the voltage distortions caused by 
the open-circuit fault can be obtained as  
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   (50) 
Considering the dead-time effect, the threshold voltage is 
selected as Vthreshold = m×Vdead with m being a positive constant 
that can minimise the noise/dead-time effect induced false 
error detection and Vdead being voltage distortion caused by the 
dead-time effect. By transforming ∆vq_dist and ∆vd_dist to the 
variables in the abc-frame, the Boolean errors can be obtained 
as  
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 .  (51) 
Based on (51), the faulty switch can be recognized though 
TABLE VII. 
Overall, the model-based methods can detect and identify 
single-switch open fault and phase open fault effectively. Yet 
its ability to diagnose the double-switch fault has not been 
reported, which requires further investigations. 
TABLE VII 
RELATIONSHIP BETWEEN FAULTY SWITCHES AND BOOLEAN ERRORS. 
Faulty switch εa εb εc 
T1 -1 1 1 
T2 1 -1 1 
T3 1 1 -1 
T4 1 -1 -1 
T5 -1 1 -1 
T6 -1 -1 1 
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Fig. 27.  Current trajectories in the αβ-plane under different open-circuit faults [113]. 
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2)  SIGNAL-BASED APPROACH 
Normally, the signal-based approach utilizes the intrinsic 
characteristic of the faulty converter, which means that the 
current or voltage behaves differently under healthy and faulty 
conditions, including the current trajectory pattern, the mean 
current (DC current), the reference value and the current 
distortion. Thus, those signals are employed to identify the 
faults. 
Current pattern [112-114] 
The αβ components of AC currents can be obtained through 
the Clarke transformation as 
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.  (52) 
In a healthy condition, the current trajectory in the αβ-plane 
is a circle. When one or two IGBTs are in the open-circuit fault 
mode, the trajectory deviates from the circle to become a 
sector. Depending on the fault type, the sector has different 
sizes and angles, as demonstrated in Fig. 27. Therefore, the 
current trajectory pattern recognition can be one way to detect 
and identify the fault type. 
The easiest way to recognize the fault pattern is to calculate 
the slope of the αβ-current as 
 1
1
= k k
k k
i i
i i
 
 
 



   (53) 
where ijk and ijk-1 represent the sampling at k and k-1 instant (j 
= α, β). However, it is only effective for the one-switch fault 
case. Also, it is not able to distinguish the two faulty switches 
in the same leg. An extra measure that is used to detect the 
missing half of the phase current is needed to identify the 
faulty switch, as shown in Fig. 27. 
Alternatively, the entire circle can be divided into 24 
sections. Define a 24-dimensional vector whose value is given 
as follows. If the fault pattern vector is in one section, the 
corresponding element in the vector is denoted as 1. Otherwise, 
it is -1. Because the fault patterns are different, each fault has 
a unique identification vector, based on which the faulty 
switch can be recognized.  
Additionally, the sector size, the mass center angle, and the 
difference between the maximum angle and the minimum 
angle of the sector can also be utilized to identify the faulty 
switch. In this case, the normalized current is recommended to 
eliminate the load effects on the sector size, which is given as 
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  (54) 
Mean current [115-123] 
If one IGBT is in the open-circuit fault, the three-phase 
current of the vector-controlled drive system is shown in Fig. 
28. The positive half-cycle disappears when the upper IGBT of 
the corresponding phase is faulty; the lower IGBT fault leads 
to the disappearance of the negative half-cycle. As a result, the 
other two phase currents are offset with a DC component 
because of the regulation of the controller. Consequently, the 
faulty IGBT can be identified by the polarity of the three-phase 
current, as summarized in TABLE VIII. Nevertheless, this 
method is not effective under multiple-fault conditions.  
The normalized mean current and an auxiliary variable are 
introduced in [116], which eliminate the load effects and 
enable the multi-fault diagnosis. 
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where  means the average value, K0 denotes the threshold 
voltage that is set as 5% of the rated current, l, m, n  (a, b, c) 
with l  m  n, and Sn is the auxiliary variable defined as two 
times the ratio between the mean absolute value of the target 
phase, and that of the sum of the rest two phases. 
Besides, Dn(k) is defined as the normalized mean current 
and Wn(k) is the long interval of near-zero currents, and then, 
Sn(k) is utilized to overcome the ill-condition of Rn(k) when 
two faults are in the same leg. Combining Rn(k) and Sn(k), in 
total, 27 kinds of faults can be diagnosed. Consider that the 
current frequency in the drive system is varying according to 
the motor speed, the variable parameter moving average 
method is adopted to calculate the mean value adaptively 
[123]. 
Alternatively, the normalized current can be given as 
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Under normal conditions, the mean value of the average 
normalized current can be calculated as 
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Fig. 28.  Three-phase current under T1 fault. 
TABLE VIII 
RELATIONSHIP BETWEEN THE THREE-PHASE CURRENT POLARITY 
AND THE CORRESPONDING FAULTY IGBT. 
Phase A Phase B Phase C Faulty IGBT 
- + + T1 
+ - - T2 
+ - + T3 
- + - T4 
+ + - T5 
- - + T6 
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where ωs is the current frequency. When an open-circuit fault 
occurs in the system, one of |inN| will be larger than 0.5198, 
and thus, the fault can be detected. However, |inN| carries only 
the phase information, and that is, the faulty IGBT cannot be 
identified. Therefore, the mean value of the normalized current 
should be considered. By classifying |inN| into 4 stages and 
inN into positive and negative states, all single- and double-
switch fault conditions can be properly detected and identified 
[117]. Consider that the diagnostic algorithm may not be 
reliable when the current approach to zero, inN is calculated 
only when the current is larger than 2% of the rated current in 
[120]. Nevertheless, the fault under low current may be missed. 
It is recommended in [122] that the inverse absolute phase 
current can be used to avoid this problem, as shown in (59). 
Notably, the absolute mean value of the angle of deviation of 
the Clarke trajectory |ϕ| can be added into the diagnostic 
system to prevent it from false alarms and to enhance its 
robustness [119]. 
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    (59) 
Apart from the open-switch fault, the intermittent faults 
which caused by electromagnetic interference or components 
ageing also exist in industrial applications. In this case, fuzzy 
logic can be used to identify the faults effectively [121]. 
However, it must be pointed out that double-switch faults, 
involving two upper (or two lower) transistor failure, and triple 
faults, involving also the lower (upper) transistor in the 
remaining leg, are indistinguishable. For example, the double 
fault of T1 and T3 is indistinguishable from the triple fault of 
T1, T3, and T6. Besides, the triple-switch fault with two 
switches in the same leg and the quadruple-switch fault with 
two healthy switches on the opposite sides of different legs are 
indistinguishable. For example, the triple-switch fault of T1, 
T2 and T3 cannot be distinguished from the triple-switch fault 
of T1, T2 and T6, nor can it be distinguished from the 
quadruple-switch fault of T1, T2, T3 and T6. 
Reference value [124, 125] 
If an open-circuit fault in a three-phase two-level converter 
occurs, some switch combinations of the converter cannot be 
reached. As a result, errors are produced, since the reference 
value cannot be tracked perfectly. Further, the controller will 
try to overcome this by adjusting the reference. With those 
considerations, the current and voltage reference values can be 
utilized to diagnose the faults. For instance, if T1 is faulty 
(open-circuit fault), the positive half-cycle is zero. Then, the 
phase-A mean reference current error normalized by the mean 
absolute value of the current (da) can be calculated as  
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 (60) 
where Im is the current amplitude. 
It is also true for other IGBT faulty conditions. However, it 
cannot identify the phase open condition, and again, (56) is 
adopted to solve this issue.  
Current distortion [126] 
As mentioned earlier that the IGBT open switch fault will 
lead to the disappearance of the positive or negative half cycle 
of the phase current. On this basis, fault detection can be 
realised by a zero-crossing detector. Then, by identifying the 
increasing or decreasing trends of all the phases, the single 
switch fault can be recognized [126].  
It can be found that the signal-based methods are rather 
simple that only requires a few mathematical operations. This 
makes it easy to integrate them into the control unit as only a 
little calculation resource needed. It also worth to point out that 
both single and double switch faults can be diagnosed by this 
approach. 
3) DATA-DRIVEN APPROACH 
The data-driven methods do not require the precise model of 
the target system. It fulfils the fault detection and localization 
by means of machine learning. The first step of these methods 
is to extract the fault features which include the wavelet 
coefficients, wavelet energy, raw currents, etc. Then, they will 
be fed to the artificial neural network, which could be the 
conventional BP neural network or emerging deep network, 
for training. At last, the well-trained network will be used to 
finish the open-switch fault diagnosis. It should be pointed out 
this approach requires the huge scale of data. 
Feature extraction 
The most basic fault feature is the phase current itself with 
a certain length. In [127], 150 sampling points are acquired 
with the sampling frequency of 900 Hz to train the network. 
The length of the current for the diagnostic accuracy for a 
random vector functional network (RVFL) has been discussed 
in [128], which shows high accuracy can be achieved if the 
current length exceeds 60 ms. Besides, the double chain 
quantum genetic algorithm can be utilized to optimise the 
current length and the denoising sparse autoencoder can 
extract the fault feature automatically [129, 130]. In [131], 
each phase current is shifted by 120 degrees and 240 degrees 
and performed the Clark transformation to generate the direct 
currents in d-q axis. Wavelet decomposition is another widely 
adopted method to extract the fault feature in both time- and 
frequency-domain. The coefficients of each detail part are 
used in [132] and the number of decomposition level is 
determined by the sampling frequency and signal frequency. 
On the other hand, the energy of each detail part is calculated 
after the decomposition, after which the principal component 
analysis is used to reduce the feature dimension. Thus, the 
training efficiency can be improved [133].  
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Networks 
The BP neural network is the most common one in the 
literature which consists of one hidden layer [131, 132]. 
Nevertheless, the performance of the BP neural network is not 
so satisfying. For example, further steps have to be performed 
on the outputs of the BP neural network to confirm the fault 
diagnosis results in some cases [131]. Ensemble learning is an 
optional solution to improve the performance of neural 
networks. A classifier that consists of 200 single trained RVFL 
is constructed to diagnose the IGBT open-switch fault in a 
converter in [128]. Combining with the decision-making 
process, e.g., the voting process, the faulty IGBT can be 
detected and identified. Alternatively, the performance can 
also be improved through the deep network. The 7-hidden-
layer sparse autoencoder based deep neural network and 128-
hidden-layer long short-term memory network have been 
proved to be able to provide accurate diagnostic results [127, 
130].  
The comparison of the above methods is given in TABLE 
IX in terms of the diagnostic time, load independency, and 
complexity. Note that the diagnostic time of the data-driven 
methods are not given because they are not performed in the 
control unit like other methods do, i.e., the data are transmitted 
to the host PC to finish the diagnosis. Meanwhile, it implies 
that the data-driven approach is more complex than the other 
two approaches. The huge scale data requirement is another 
bottleneck for some applications. Its advantage lies in that so 
long as the different condition data are fed to train the network, 
it can provide reliable diagnostic results. The diagnostic time 
of both model-based and signal-based methods are 
comparable and both of them are simple enough to be 
integrated into the control unit. However, the signal-based 
methods are less dependent on the load variation because the 
normalization will be performed before the diagnostic process. 
So far, it seems that more papers are focused on signal-based 
methods and deep learning methods in recent years. The 
reason could be the simplicity and the effectiveness of the 
former one and the potential for big data application for the 
later one. 
B. SHORT-CIRCUIT FAULT DETECTION METHODS 
The short-circuit fault can be categorised into the hard switch 
fault (HSF) and the fault-under-load (FUL) [134]. The HSF is 
referred to as the case when the IGBT is turned-on under short-
circuit conditions, while the FUL occurs when the IGBT is on 
under normal conditions. For the normal conditions, Vce is still 
high, Ic is zero and Vge starts to increase. At this point, Ig mainly 
charges Cge, as Cgc is much smaller than Cge because of the 
small Cdep. When Vge reaches Vth, Ig begins to increase until it 
rises to the load current and Vce keeps dropping toward the 
saturation voltage. Then, Cgc becomes large, and charged by 
Ig, which causes the so-called Miller plateau. After that, Vge 
goes up to the gate input voltage VD and Vce reaches Vce,on. 
Under the HSF condition, however, Vce cannot be changed, 
which keeps Cgc small. Consequently, the Miller plateau of Vge 
disappears. Meanwhile, Ic rises fast to the short-circuit current. 
When the FUL occurs under an on-state IGBT, Ic increases 
sharply, which causes the IGBT to quite the saturation region 
and Vce rises quickly from Vce,on to Vdc. Therefore, Cgc goes 
back to a small value and the displacement current from Cgc to 
the gate circuit is produced, which increases Vge. The 
characteristics of the normal, HSF, and FUL conditions are 
described in Fig. 29, based on which the short-circuit can be 
detected.  
1) GATE-BASED APPROACH 
Gate charge method [135-138] 
According to the above analysis, the gate charge 
characteristics under normal conditions and short-circuit fault 
conditions can be obtained as Fig. 30. Under the normal 
condition, the amount of gate charge is larger than that under 
the HSF condition, when Vge is higher than the Miller plateau 
TABLE IX 
COMPARISON OF OPEN-CIRCUIT FAULT DIAGNOSIS METHODS. 
Approach Methods Time Load independency Complexity 
Model-based 
approach 
SSFM [98-100] <1~8 ms low low 
SSM [102-107] 19 ms high low 
MLDM [108-110] 8 ms high low 
MRAS [111] 0.91 ms medium medium 
Signal-based 
approach 
Current pattern [112-114] 20 ms low low 
Mean current [115-123] 1.3 ms low low 
Reference value [124, 125] 10 ms low low 
Current distortion [126] —— medium medium 
Data-driven 
approach 
BP network [131, 132] —— Low high 
Ensemble learning [128] —— Low high 
Deep learning [127, 130] —— Low high 
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Fig. 29  Characteristics of the IGBT short-circuit [137]. 
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voltage Vgp, and that under the FUL condition when Vge is 
higher than VD. Therefore, the threshold voltage and charge 
can be set, as shown in Fig. 30. In this case, if both above Vref 
and under Qref are met, the short-circuit fault can be confirmed. 
Fig. 31 shows the circuit of the above method. The voltage 
across the gate resistor is sampled by a differential amplifier 
and is integrated to obtain the gate charge. Then, it is fed to a 
comparator to check if it exceeds Qref or not. The gate-emitter 
voltage Vge is compared with Vref at Comparator1. Following, 
an AND gate is utilized to combine the two results to achieve 
the detection. 
Miller plateau time method [139, 140] 
For the HSF, the Miller plateau disappears as shown in Fig. 
29. Hence, the time difference between VT and VT + 5V changes 
under the normal condition and short-circuit condition. The 
measurement circuit is shown in Fig. 32. Three amplifiers are 
adopted to obtain the gate-emitter voltage, which can 
eliminate the interference caused by the emitter inductance. 
Then, a hysteresis comparator circuit is utilized to generate the 
detection pulse. This pulse enables the capacitor to be charged 
when it is active. With different Miller plateau time, the 
capacitor has a differently charged voltage, which can 
represent the time difference. By comparing the capacitor 
voltage with the threshold, the HSF can be detected. Note that 
the FUL cannot be detected with this method. 
Gate voltage method with Miller plateau [141, 142] 
It has been demonstrated earlier that the gate voltage will 
rise when the FUL happens. Thus, it could be a good indicator 
to detect the FUL [143]. It is also true for the high short-circuit 
inductance case for the HSF because Vce reduces significantly 
which cause the dVgc/dt, and thus, the current produced by the 
voltage variation increases the gate voltage. However, it will 
be not reliable for the low inductive HSF as Vce reduces 
slightly [141]. Consequently, the gate voltage and the Miller 
plateau are combined to detect the short-circuit [141, 142]. 
The detecting circuit is given in Fig. 33. The gate voltage is fed 
to a filter which converts the two rising edges before and after 
the Miller plateau into two pulses. Then, the pulses drive the 
T flip-flop to generate a pulse under the normal operation, 
VT
Vref
VD
vge [V]
Qg [C]Q1 Q2 Qref Q3 Q4
vge [V]
Qg [C]
Vref
VD
Qref QD
(a)
(b)
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hard switching 
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Fig. 30.  Gate charge characteristics under (a) HSF and (b) FUL [138]. 
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Fig. 31  Short-circuit detection circuit based on the gate charge 
characteristic [138]. 
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Fig. 32  Short-circuit detection circuit based on the Miller plateau 
[140].  
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Fig. 33  Short-circuit detection circuit by the gate voltage method 
with Miller plateau [142] 
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which will be latched high when HSF occurs. Vref2 is set as 
(61). 
 2
2 ,
1 2
ref gp HSF
R
V V
R R


    (61) 
Where Vgp,HSF is the Miller plateau voltage threshold under 
HSF condition. 
Thus, both the outputs of CMP2 and T flip-flop are high 
when the HSF happens. Accordingly, the AND gate output a 
signal of HSF. Vref3 is set such that it exceeds the gate voltage 
supply VD while smaller than the gate voltage under FUL 
Vge,FUL. A possible value is given in (62). Hence, when the 
voltage drop across R2 is higher than Vref3, the FUL can be 
detected. 
2 2
3
1 2 1 2
cg
D ref D G gc
dVR R
V V V R C
R R R R dt
 
    
   
   (62) 
2) COLLECTOR-CURRENT-BASED APPROACH 
It can be seen from Fig. 29 that the collector current Ic rises 
sharply to a high level under both the HSF and the FUL. 
Consequently, the current slop can be utilized to detect the 
short-circuit fault. 
Direct method [144-146] 
In this method, the collect current Ic is measured directly by 
a direct current1-current transformer (DCCT). To achieve 
reliable detection results, three sample-and-hold (H/S) circuits 
that can generate two current slopes are adopted with two 
phase-shifted clocks 1 and 2 (clock 2 lags clock 1 by a half 
period). This configuration can sample two consecutive slops 
with the help of two different calculators. Then, comparing 
both the slopes with the threshold. If the slope exceeds the 
threshold continuously for two samples, the short-circuit of the 
IGBT can be determined. Alternatively, the current can also 
be measured by a shunt resistor [146]. By comparing the 
sensed voltage with a predefined threshold, the short circuit 
can be recognized. Another idea is to separate a small part 
from the main IGBT to form a so-called sense emitter, by 
which the user can measure the current easily [145]. 
di/dt method [147-150] 
The costs of the direct methods are relatively high either for 
the user or the manufacturer. To reduce the cost, the di/dt 
methods, which get free from the high voltage, are introduced. 
It is well known that the current variation generates the 
magnetic flux intensity variation, and thus, the electromotive 
force will be produced in a coil nearby. A coil near the busbar 
and a printed circuit board Rogowski coil have been applied 
in [149, 150]. Also, the electromotive force can be integrated 
to obtain the current. Therefore, both the current change rate 
and the current amplitude can be utilized to detect the short-
circuit fault. It should be careful with the common-mode 
voltage when measuring the electromotive force and the DC 
offset during integrating. The cost can be reduced further by 
making use of the auxiliary emitter according to [147]. The 
detection circuit is shown in Fig. 34. When the short-circuit 
occurs, the rapidly increased current leads to a voltage VEE’ on 
the stray inductor between the power emitter E and Kelvin 
emitter E’. If an RC filter is applied in parallel with the stray 
inductance LEE’, the transient steep short current can be 
described as  
      
' '
1/f f f f
c o o
EE EE
R C s R C
I s V s V s
L L

      (63) 
where Cf , Rf and Vo are the filter capacitance, filter resistance, 
and output voltage of the filter, respectively. It can be found 
from (63) that Ic is proportional to Vo with constant Cf, Rf and 
LEE’. Under the normal condition, the S-terminal of the R-S 
latch is in a high state. After the short-circuit, the S-terminal 
can reach the maximum allowable low-level input voltage of 
the latch circuit. Setting the R-terminal to “1” for a single 
mode and “PWM” for multiple modes, the fault can be 
detected. 
3) DE-SATURATE-APPROACH [134, 151-154] 
According to Fig. 29, the gate voltage is consistent with the 
collector-emitter voltage under the normal condition. When 
the short-circuit fault occurs, however, they are on different 
trends. With this concept, the fault detection circuit can be 
designed as Fig. 35. 
The comparator is locked by an AND logic operator during 
the switch-off period. When the IGBT is turned-on, Vce 
measured by the diode D1 is compared with the threshold 
voltage Vref. Under the normal condition, the saturation voltage 
Vce is quite low and Vref is set higher than that. Thus, the AND 
gate outputs a “0” signal. If the short-circuit fault occurs at this 
time, IGBT will be out of the saturated region. Because the 
short current and Vce will rise and rapidly exceed Vref. Then, 
the fault is detected, and further protection measures will be 
implemented. However, it should be noted that the voltage Vce 
will be higher than Vref for a while during the turn-on transient 
when the AND gate is activated. To avoid false alarms, a delay 
is introduced, in such a way that the comparator remains 
locked before the voltage Vce reaches Vce,on.  
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Fig. 34.  Detection circuit of the di/dt. [147]. 
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The detection time, costs and detection performance of the 
above short-circuit detection methods are compared in TABLE 
X. The gate-based and de-saturation methods are faster than 
the direct current method because they can finish the detection 
during the transient processes. In terms of the cost, it is 
obvious that the direct current method and the de-saturate 
method are more expensive due to the demand of the high 
current or voltage components. The gate-based approach and 
the auxiliary-emitter-based approach are preferred to detect 
the short circuit because of the fast diagnostic speed and low 
costs. However, the parasitic parameters variation caused by 
the degradation should be taken into consideration when 
setting the thresholds, by which false alarms can be avoided. 
C. FAULT ISOLATION CIRCUIT 
After a fault is detected, it should be isolated from the main 
circuit by the fault isolation circuit as soon as possible. Thus, 
the fault effect propagation can be limited. It is easy to isolate 
the open-circuit faults by blocking the corresponding gate 
signals of the faulty IGBTs, as shown in Fig. 36(a). For the 
short-circuit fault, however, fuses and potential additional 
components are required. 
1) FUSE-ON-LOAD METHOD [155-157] 
The method isolates the faulty devices by blowing out the fuse. 
Fig. 36(b) shows a circuit that can deal with the single switch 
short-circuit fault. When assuming that Tp is shorted and has 
been detected by the short-circuit detection methods, the 
TRIAC TR will be triggered. As a result, the fuse Fl will be 
burned by the shoot-through current, and the faulty leg is 
isolated. The half DC-link voltage can be obtained through a 
split capacitor or auxiliary IGBT, depending on the fault-
tolerant topology. However, because the fuse is on the load 
side, the one phase short fault cannot be cleared by this circuit. 
Fig. 36(c) presents a similar solution. By contrast, this circuit is 
dedicated to the neutral leg fault-tolerant topology. The load 
impedance should be low. Thus, the shoot-through current can 
be large enough to blow the fuse. It should also be pointed out 
that the current rating of the TRIAC should be high enough to 
survive under the shoot-through current. 
2) FUSE-ON-LEG METHOD [158-160] 
Fig. 36(d) and Fig. 36(e) show the isolation circuit with fuses on 
the converter leg. The circuit of Fig. 36(d) stops the PWM and 
triggers both switches on the faulty leg to blow out the fuses; 
while, the one of Fig. 36(e) triggers SCRp and SCRn on the faulty 
leg at the same time after the detection. Then, the capacitor 
charging current will blow the fuses to isolate the fault. In this 
sense, the value of the capacitance, the current rating of the 
thyristor and fuse should be selected carefully to ensure 
reliable isolation. 
3) NO FUSE METHOD [161] 
A fuse-free solution for isolation is given as Fig. 36(f). When a 
single switch short-circuit happens (say Tp is faulty), the 
complementary switch and the TRIAC will be turned-off after 
the detection. It has been discussed in [161] that the current in 
the faulty phase will reach zero crossing under this condition. 
Nevertheless, this circuit cannot handle the phase short-circuit 
fault. 
E
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PWM
Delay
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Fig. 35.  Short-circuit detection circuit by the de-saturation approach 
[152]. 
TABLE X 
COMPARISON OF THE SHORT-CIRCUIT FAULT DETECTION METHODS. 
Utilised characteristic Methods Time Cost FUL detection HSF detection 
Gate transients 
Gate charge method 2.8 us Low   
Miller plateau time 
method  
6 us Low   
Gate voltage method 
with Miller plateau 
About 
0.5 us 
Low   
Collector current 
Direct method  9 us High   
di/dt method  3 us Low   
De-saturate voltage De-saturate method  2 us Medium   
 
   
 
   
 
 
   
 
   
 
 
  
  
  
  
    
  
  
   
  
  
 
  
  
  
  
  
 
   
  
  
     
     
   
  
  
 
    
    
  
  
  
  
  
    
  
         
         
 
Fig. 36.  Fault isolation circuits: (a) removing gate signal method, (b) 
fuse-on-load method A, (c) fuse-on-load method B, (d) fuse-on-leg-
method A, (d) fuse-on-leg method B and (f) no-fuse method. 
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TABLE XI compares the complexity and isolation ability of 
the circuits shown in Fig. 36. Regarding the additional expenses, 
the cost of a standard two-level three-phase converter is taken 
as the base as 1-p.u., IGBT and TRIAC as 0.17-p.u., turns ratio 
adjusted IGBT as 0.10-p.u., capacitor as 0.42-p.u., thyristor as 
0.09-p.u. and fuse as 0.09-p.u., and then the cost of all the 
isolation circuits can be calculated [162]. Considering the 
capability of isolating all kinds of faults, fuse-on-leg circuits 
are preferred. However, if the cost is taken into consideration, 
the circuit in Fig. 36 (d) is promising. 
D. FAULT-TOLERANT TOPOLOGY 
After the fault has been detected and isolated, the converter 
should be reconfigured to keep operating, which requires the 
fault-tolerant topology. Normally, this kind of topology is 
realised by redundancy for two-level three-phase converters. 
1) CONVERTER-REDUNDANT TOPOLOGY [162-168] 
In this topology, two converters are utilized to drive the motor, 
which are connected to the dual stator windings or cascaded to 
the stator winding (see Fig. 37 (a) and Fig. 37 (d)). If a fault occurs, 
the converter with a faulty switch will be blocked by the 
isolation circuit, and the healthy converter supplies power to 
the load. In this case, the trade-off between output power and 
system cost should be considered. It is assumed that the output 
voltage and current of the standard converter are 1-p.u.. For 
the dual stator windings load, the maximum voltage vector and 
current of the fault-tolerant topology are the same as those in 
the standard converter, if the turns ratio adjustment is not 
considered. Otherwise, the current will be reduced to 0.5-p.u., 
and the cost will decrease at the same time. The cascaded 
topology works as a two-phase full-bridge converter after 
faults, which can provide 1-p.u. voltage and 0.58 p.u. current 
without the turns ratio adjustment, and 0.5-p.u. voltage and 
0.58-p.u. current with the turns ratio adjustment. Both of the 
two topologies require modifying the control. 
2) LEG-REDUNDANT TOPOLOGY [155, 157-160, 169-
173] 
A fourth leg is adopted as a redundant phase in this topology, 
which is connected to the three legs through TRIACs, as 
shown in Fig. 37 (b). Under the normal condition, TRIACs are 
blocked and the additional leg is inactive. In the case of faulty 
conditions, the faulty leg will be disconnected by the fault 
isolation circuit, and the fourth leg will replace it by triggering 
the corresponding TRIAC. Thus, the system can still work as 
a three-phase two-level converter. At the same time, the gate 
signals of the faulty leg are moved to the fourth leg, and minor 
control modification is required. In this condition, the output 
current rating and voltage rating are the same as those in the 
standard converter. 
Another kind of leg-redundant topology connects the fourth 
leg to the neutral point of the load, which is shown in Fig. 37 (c). 
The TRIAC is activated after the fault is detected and isolated, 
by which the system operates as a two-phase full-bridge 
converter. In this case, the post-configuration with two-phase 
control can only provide 1-p.u. voltage and 0.58-p.u. current. 
TABLE XI 
COMPARISON OF DIFFERENT ISOLATION CIRCUITS. 
Circuit 
Hardware for each leg Isolation of 
Fuse Thyristor Triac Capacitor 
Cost 
(p.u.) 
Switch 
open 
Switch 
short 
Phase 
open 
Phase 
short 
Gate signal off 0 0 0 0 0     
No fuse 0 0 1 0 0.50     
Fuse-on-leg (Fig. 36 (d)) 2 0 0 0 0.50     
Fuse-on-leg (Fig. 36 (e)) 2 2 0 2 2.33     
Fuse-on-load 1 0 1 0 0.75     
N-No; L-Low; M-Medium; H-High; Cost of a standard converter = 1-p.u. 
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Fig. 37.  Fault-tolerant topologies: (a) converter-redundant topology A, (b) leg-redundant A, (c) leg-redundant B, (d) 
converter-redundant topology B, (e) split capacitor topology A, and (f) split capacitor topology B. 
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It should be pointed out that the TRIAC will suffer 1.73 p.u. 
current because of the zero-sequence current. 
3) SPLIT CAPACITOR TOPOLOGY [156, 161, 169, 171, 
173-181] 
The split capacitor topology is similar to the leg-redundant one 
(see Fig. 37 (e) and Fig. 37 (f)). There are also two connections 
available. The first one is to replace the faulty leg, working as 
a four-switch three-phase converter (see Fig. 37 (e)). The other 
one is connected to the neutral point of the load, working as a 
four-switch three-phase converter (see Fig. 37 (f)). The 
reconfiguration method is to trigger the TRIAC, which is 
identical to the leg-redundant topology. The benefit of this 
kind of topology is that the cost can be reduced. Nevertheless, 
the output is reduced. Additionally, the capacitor voltage 
unbalance should be considered in the control design phase 
and operation. 
TABLE XII compares the aforementioned fault-tolerant 
topologies. It should be noted that the isolation circuits are not 
considered in this comparison. Instead, the cost, output power, 
efficiency, reliability, and extra requirements of different 
topologies are focused on. The cost and output capacity are 
evaluated in p.u. values, with which the efficiency can be 
calculated by (64). The cost for the 1-p.u. system is the same 
as that in TABLE XI, and the output power for 1-p.u. is equal to 
that of the standard converter. 
 
Output power
Cost
     (64) 
In terms of reliability, the percentage of mean time to failure 
(MTTF) is used, which is defined as the MTTF increase in the 
fault-tolerant topology over that of the standard converter. The 
operation condition is assumed to be identical to [155]. 
Therefore, the constant failure rates of IGBT and TRIAC are 
7.236 and 0.8735 failures per 106 hours, respectively. 
Additionally, the current level factor of the TRIAC is 
considered, which yields 1.0881 failures per 106 hours for the 
neutral leg and four-switch two-phase topologies, and 0.7025 
failures per 106 hours for the four-switch three-phase topology. 
Note that the current and voltage level factors are not 
considered in the failure rate of the IGBT. The reason is that it 
is a combination of MOSFET and BJT from the handbook 
[182]. The MTTF can be calculated by the Markov reliability 
model and the percentage of the extended MTTF (MTTF%) 
can be obtained with (65). The extra requirements in TABLE XII 
include load type, neutral point accessibility of the load and 
control modification. 
 %= tolerant standard
standard
MTTF MTTF
MTTF
MTTF

  (65) 
Overall, Fig. 38 concludes the reviewed possible online 
methods that can ensure the reliability of the two-level power 
converters. 
IV. COMPARISON BETWEEN CONDITION MONITORING 
AND FAULT TOLERANCE 
The condition monitoring and the failure tolerance have been 
review above, both of which can ensure the reliable operation 
of power converters. However, the effectivenesses of the two 
approaches may differ according to different target 
applications. In this section, possible strategies for condition 
monitoring and failure tolerance will be given first. Then, they 
will be compared in different aspects, including maintenance 
availability, converter stress level, costs, mission importance, 
etc. 
A. POSSIBLE STRATEGY FOR MONITORING AND 
TOLERANCE 
It has been discussed in Section II and Section III that there 
are many ways to realize the condition monitoring and fault 
tolerance. Therefore, it is necessary to select a possible 
strategy for each of the solution to be compared. 
1) MONITORING STRATEGY 
A good monitoring strategy should be able to handle all the 
common degradations, which have been discussed in Section 
II. Considering that each degradation mechanism has more 
than one indicators, and each indicator has several extraction 
methods, the most cost-effective strategy should be 
investigated for condition monitoring. For the bond wire 
fatigue and metallization reconstruction, it can be found from 
TABLE I that Vce,on can be used for monitoring the two 
TABLE XII 
COMPARISON OF FAULT-TOLERANT CIRCUITS. 
redundancy Topology 
Cost 
(pu) 
Output 
power (pu) 
ƞ MTTF% 
Special 
load 
Load neutral 
access 
Control 
modification 
Converter 
redundancy 
Dual 
wingding 
2 
(1.15*) 
1 (0.5*) 
0.50 
(0.43*) 
50% Yes No No 
Cascaded 
converter 
2 
(1.15*) 
0.58 
(0.29*) 
0.29 
(0.25*) 
50% Yes No Yes 
Leg 
redundancy 
Fourth leg 1.83 1 0.55 98% No No No 
Neutral leg 1.5 0.58 0.39 96% No Yes yes 
Split 
capacitor 
Four-witch 
three-phase 
1.5 0.58 0.39 147% No No yes 
Four-witch 
two-phase 
1.16 0.29 0.25 145% No Yes yes 
*- with turns ratio adjustment 
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degradations. Hence, it is an efficient indicator. If the online 
performance is considered, it can be extracted either by the 
diode-based method or by the MOSFET-based method, 
depending on the applied voltage level and switching 
frequency. As for the gate oxide degradation, the Miller-
plateau duration tgp is preferred because it can monitor the 
bond wire and the gate oxide simultaneously. At the same time, 
the cost is low as it can be integrated into the gate driver. When 
it comes to solder fatigue, it can be monitored by Rthjc. The 
case temperature could be measured by a thermocouple while 
the junction temperature could be estimated by the VceILow 
which is immune to the packaging degradation. Thus, 
numerous benefits can be expected. Firstly, Rthjc is calculated 
without the effects of packaging degradation and solder 
fatigue can be monitored more effectively. Then, the 
temperature-dependent components of Vce,on can be 
compensated, which implies the states of the bond wire and 
the metallization can be evaluated accurately. Finally, 
consider the opposite effects of tgp caused by bond wire fatigue 
and gate oxide degradation, simultaneous degradation of these 
two may lead to the unchanged tgp. In this case, VceILow is only 
affected by gate oxide degradation, and the health state of the 
gate can be known. Accordingly, the bond wire state can be 
inferred easily. 
2) TOLERANCE STRATEGY 
For the fault-tolerant strategy, the open-circuit fault 
diagnosis, short-circuit detection and isolation, and fault-
tolerant topology are required. According to TABLE IX, the 
mean current method is the most suitable one for open-circuit 
diagnosis, as it has a fast response, high load immunity and 
low complexity. Observations from TABLE X indicate that the 
gate charge method, gate voltage method with Miller plateau 
and di/dt method are the competitive short-circuit detection 
methods in terms of detection time, cost, and detection 
performance. The fuse-on-leg (Fig. 36(d)) method is selected 
to isolate the faults due to its low cost and good isolation 
ability, which can be seen in TABLE XI. As for the fault-tolerant 
topology, the best option depends on the specific application. 
For example, the fourth leg topology is the best solution for 
the power-critical application, as it has the highest post-fault 
output power. Similarly, the four-switch three-phase topology 
is suitable for reliability-critical applications, as it has the 
highest MTTF%. 
B. SOLUTION COMPARISON FOR DIFFERENT 
APPLICATIONS 
The performance of both condition monitoring and fault 
tolerance vary with different application domains as they are 
Degradation failure
Bond wire Solder Metallization Gate oxide
Vce,on
I. Relay-based
II. MOSFET-based
III. Diode-Based 
MOSFET-based Diode-based
VEE' tgp Rthjc Tj 5th harmonic dvce/dt dIc/dt Vce,on Vth tgp
 
(a) 
Catastrophic failure
Fault detection Fault tolerance
Open-circuit fault Short-circuit fault
Model-based Signal-based Data-driven
I. Switching state function model
II. State-space model
III. Mixed logical dynamic model
IV. Model reference adaptive system
I. Current pattern
II. Mean current
III. Reference value
IV. Current distortion
I. Feature extraction II. Classification
A. Sampled phase current
B. Wavelet decomposition
C. Principal component analysis
A. BP neural network
B. Ensemble learning
C. Deep neural network
Gate-based Collector current-based Desaturate-based
I. Gate charge
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III. Gate voltage with 
      Miller plateau
I. Direct
II. di/dt
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(b) 
Fig. 38.  Possible online methods that can ensure the reliability of the two-level power converters. 
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related to the maintenance availability, the stress level of the 
converter, cost consideration, mission requirement, etc. 
1) MAINTENANCE AVAILABILITY 
The maintenance availability is of paramount importance to 
condition monitoring. Because the converter needs to be 
maintained as soon as possible after the degradation has been 
detected, as the degradation will accelerate the wear-out 
process. If it takes too long to achieve the maintenance, the 
converter may fail first, making it unreliable. In extreme 
circumstances, taking the spacecraft as an example, it is almost 
impossible to be repaired even though the degradation is 
detected. Thus, the more difficult the available maintenance is, 
the worse the monitoring performance is. On the contrary, the 
tolerance strategy is immune to maintenance availability. 
Because it improves reliability by means of redundancy, 
which is irrelevant to the maintenance. 
2) STRESS LEVEL 
The stress level that the converter suffers is another factor that 
may have impacts on the performance of reliability solutions. 
Most catastrophic failures are caused by overstresses rather 
than wear-out, which implies that the monitoring strategy may 
not be able to ensure the reliability of the converter in this case. 
The reason lies in that it could not predict this kind of failure 
and no maintenance can be implemented in time. On the other 
hand, fault tolerance can detect catastrophic failure and 
reconfigure the converter timely. Thus, the fault can be 
mitigated and the converter can be brought back to normal 
operation. Therefore, the harsher working environment leads 
to poorer monitoring performance and the tolerance strategy 
outperforms the monitoring strategy in this case. 
3) COST 
In industrial applications, the cost is also a key factor in 
addition to the performance. For the monitoring strategy, the 
circuit cost mainly comes from the block devices for Vdc, 
namely, the diodes and/or the MOSFETs. The expense of the 
measurement of Vge is relatively low, considering that it could 
be integrated into the gate driver. On the contrary, the circuit 
cost of the failure tolerance strategy is rather high. Although 
the cost of fault detection circuit/algorithms is low, both of the 
fault isolation circuit and tolerant circuit require the same level 
cost as the converter as shown in Table XI and Table XII. Thus, 
the monitoring solution is much better than the tolerance when 
the power rate of the converter is high. Yet this advantage 
decreases with the decline of the power rate. Meanwhile, it is 
also true for the volume and weight, because the cost of silicon 
devices is proportional to the volume and weight. In this sense, 
the monitoring strategy is better for those applications that are 
cost-limited, volume-limited and weight-limited, e.g., electric 
vehicles. 
4) MISSION IMPORTANCE 
The performance of the two solutions is also affected by the 
output requirement of the mission. If the output is not 
constrained to a certain level, i.e., the output could be flexible, 
the condition monitoring could extend the operational lifetime 
of the converter employing smart derating even the 
maintenance is not available. More concretely, when the 
degradation of the component is detected by the condition 
monitoring system, the output of the converter will be reduced. 
As a result, the stress of the component can be diminished and 
the converter can work for a longer time than expected. Under 
this condition, the fault tolerance can have similar 
performance with limited increased cost by utilising the split 
capacitor topologies given in Fig. 37. Nevertheless, if the output 
requirement is critical, i.e., no derating or interruption is 
allowed, fault tolerance has its advantage in this case. Because 
it requires no maintenance and can deal with high stress. 
Overall, the comparison of the aforementioned two 
strategies for reliable converter operation in different 
applications is given in Fig. 39. For the condition monitoring, it 
takes the advantage in the cost, weight and volume-limited 
applications where the maintenance can be accessed easily. On 
the other hand, the fault tolerance solution outperforms the 
condition monitoring when the maintenance is unlikely 
available and the converter works under high stress for the 
mission-critical applications. 
V. CONCLUSION AND PROSPECTS 
In this paper, the monitoring strategies and tolerance strategies 
that can improve the reliability of the power converters have 
been reviewed. In terms of monitoring, why IGBT devices 
degrade, what indicators can be used to monitor the 
degradation, and how to extract these indicators were 
discussed and compared in detail. As for the fault tolerance, 
the fault detection algorithms and circuits, fault isolation 
circuits and fault-tolerant topologies were further reviewed 
and compared in this paper, too. Although the monitoring can 
improve the reliability of power converters, the performance 
is limited as it is a cheap and affordable method. On the other 
hand, the fault-tolerant strategies provide a better performance, 
but the associated cost is also higher. 
 
Besides the advances in reliability enhancement strategies, 
which have been presented in this paper, we have identified 
four main challenges to cope with in the coming future: 
Monitoring strategy
Tolerance strategy
Maintenance-limited
Mission importance
 
Fig. 39.  Performance comparison between monitoring strategy and 
tolerance strategy. 
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1) Understanding the multiple-parameter shift caused by 
wear. All the modern condition monitoring techniques are 
based on calibration or re-calibration methods during 
operation over long-term time scales. In the case of multi-
dimensional degradation, though, calibration strategies are not 
effective. This is an intrinsically big challenge in terms of 
knowledge; 
2) Similarly to 1), it is highly demanded to find a way to 
reliably decouple the temperature-sensitive electrical 
parameters and damage-sensitive electrical parameters 
(DSEPs). To achieve this, a deeper physics insight, especially 
on the damage mechanism side, urges to be gained; 
3) Regarding fault-tolerant strategies, reliable detection 
methods of open-switch fault under near-zero current 
conditions and multiple faults (i.e. more than three IGBTs 
failing at the same time) are demanded. Emerging 
technologies, such as artificial intelligence and deep learning 
should be explored in the near future; 
4) Fault-tolerant topologies are way not as efficient and 
cheap as expected (see Table XII). New concepts to enhance 
the overall efficiency of fault-tolerant topologies are highly 
demanded. 
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